Abstract : We present recent progress on vertically stacked-wires MOSFETs with a replacement metal gate process for CMOS scaling beyond FinFET technology. Key technological challenges (such as 3D integration process including inner spacer, mobility, and strain engineering) will be discussed in relation to recent research results.
https://hal-cea.archives-ouvertes.fr/cea-01973414 Contributor : Sylvain BarraudConnect in order to contact the contributor Submitted on : Tuesday, January 8, 2019 - 12:05:55 PM Last modification on : Thursday, June 11, 2020 - 5:04:08 PM Long-term archiving on: : Tuesday, April 9, 2019 - 4:10:02 PM
S. Barraud, V. Lapras, M. Samson, B. Previtali, J Hartmann, et al.. Stacked-Wires FETs for advanced CMOS scaling. 2017 International Conference on Solid State Devices and Materials (SSDM 2017), Sep 2017, Sendaï, Japan. ⟨cea-01973414⟩