Stacked-Wires FETs for advanced CMOS scaling

S. Barraud (1) , V. Lapras (1) , M. Samson (2) , B. Previtali (1) , J M Hartmann (1) , N. Rambal (1) , C Vizioz (1) , V. Loup (1) , C. Comboroure (2) , F. Triozon (1) , N. Bernier (1) , D. Cooper (1) , M. Vinet (1)

1 CEA-LETI - Commissariat à l'énergie atomique et aux énergies alternatives - Laboratoire d'Electronique et de Technologie de l'Information
2 ST-CROLLES - STMicroelectronics [Crolles]

We present recent progress on vertically stacked-wires MOSFETs with a replacement metal gate process for CMOS scaling beyond FinFET technology. Key technological challenges (such as 3D integration process including inner spacer, mobility, and strain engineering) will be discussed in relation to recent research results.

Domaines: Sciences de l'ingénieur [physics]

S. Barraud, V. Lapras, M. Samson, B. Previtali, J M Hartmann, et al.. Stacked-Wires FETs for advanced CMOS scaling. 2017 International Conference on Solid State Devices and Materials (SSDM 2017), Sep 2017, Sendaï, Japan. ⟨cea-01973414⟩