Memory Window in Si:HfO2 FeRAM arrays: Performance Improvement and Extrapolation at Advanced Nodes

Julie Laguerre (1) , Marc Bocquet , Olivier Billoint (1) , Simon Martin (1) , Jean Coignus (1) , Catherine Carabasse (1) , Thomas Magis , Tristan Dewolf , François Andrieu (1) , Laurent Grenouillet (1)

1 DCOS - Département Composants Silicium

The Memory Window (MW) in BEOL-integrated Si:HfO2-based 16kbit 1T1C FeRAM arrays is shown to be significantly improved (x3) by etching the ferroelectric (FE) film of the Ferroelectric CAPacitor (FeCAP). To estimate the MW evolution in larger arrays at advanced technology nodes, a Preisach current-based compact model is developed, calibrated on measured FeCAP electrical characteristics and validated at various operating voltages. Electrical simulations of an elementary 1T1C 16kbit FeRAM array-like structure using Siemens Eldo show that scaling the transistor (1T) at advanced technology nodes can be beneficial for the MW. FE film thickness reduction below 10nm will also be requested for low voltage applications.

Domaines: Physique Numérique [physics.comp-ph]

Julie Laguerre, Marc Bocquet, Olivier Billoint, Simon Martin, Jean Coignus, et al.. Memory Window in Si:HfO2 FeRAM arrays: Performance Improvement and Extrapolation at Advanced Nodes. International Memory Workshop, May 2023, Monterey, United States. ⟨cea-04249417⟩