M. Abadi, M. Budiu, Ú. Erlingsson, and J. Ligatti, Control-flow integrity, Proceedings of the 12th ACM conference on Computer and communications security , CCS '05, 2005.
DOI : 10.1145/1102120.1102165

G. Agosta, A. Barenghi, and G. Pelosi, A code morphing methodology to automate power analysis countermeasures, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.77-82
DOI : 10.1145/2228360.2228376

URL : http://www.hipeac.net/system/files/publications/p77-agosta.pdf

M. Agoyan, J. Dutertre, D. Naccache, B. Robisson, and A. Tria, When Clocks Fail: On Critical Paths and Clock Faults, CARDIS, pp.182-193
DOI : 10.1007/978-3-642-12510-2_13

URL : https://hal.archives-ouvertes.fr/emse-00474337

V. Alfred, R. Aho, . Sethi, D. Jeffrey, and . Ullman, Compilers, Principles, Techniques, 1986.

M. Dorothy and . Andrews, Using executable assertions for testing and fault tolerance, 9th Fault-Tolerance Computing Symposium, 1979.

. Arm-info and . Center, Application Binary Interface for the ARM Architecture v2, pp.2017-2056

C. Aumüller, P. Bier, W. Fischer, P. Hofreiter, and J. Seifert, Fault Attacks on RSA with CRT: Concrete Results and Practical Countermeasures, International Workshop on Cryptographic Hardware and Embedded Systems, pp.260-275, 2002.
DOI : 10.1007/3-540-36400-5_20

J. Balasch, B. Gierlichs, and I. Verbauwhede, An In-depth and Black-box Characterization of the Effects of Clock Glitches on 8-bit MCUs, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.105-114
DOI : 10.1109/FDTC.2011.9

H. Bar-el, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, The Sorcerer's Apprentice Guide to Fault Attacks, Proceedings of the IEEE, pp.370-382, 2006.
DOI : 10.1109/JPROC.2005.862424

G. Barbu, G. Duc, and P. Hoogvorst, Java Card Operand Stack:??Fault Attacks, Combined Attacks and Countermeasures, International Conference on Smart Card Research and Advanced Applications, pp.297-313
DOI : 10.1007/978-3-642-27257-8_19

URL : https://hal.archives-ouvertes.fr/hal-00692171

A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, Fault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures, Proceedings of the IEEE, pp.3056-3076
DOI : 10.1109/JPROC.2012.2188769

URL : https://hal.archives-ouvertes.fr/hal-01110932

A. Barenghi, L. Breveglieri, I. Koren, G. Pelosi, and F. Regazzoni, Countermeasures against fault attacks on software implemented AES, Proceedings of the 5th Workshop on Embedded Systems Security, WESS '10, pp.24-25
DOI : 10.1145/1873548.1873555

A. Galip-bayrak, F. Regazzoni, P. Brisk, F. Standaert, and P. Ienne, A First Step Towards Automatic Application of Power Analysis Countermeasures, Proceedings of the 48th Design Automation Conference, pp.230-235

A. Galip-bayrak, F. Regazzoni, D. Novo, P. Brisk, F. Standaert et al., Automatic Application of Power Analysis Countermeasures, IEEE Transactions on Computers, vol.64, issue.2, pp.329-341
DOI : 10.1109/TC.2013.219

A. Galip-bayrak, N. Velickovic, P. Ienne, and W. Burleson, An architecture-independent instruction shuffler to protect against side-channel attacks, ACM Transactions on Architecture and Code Optimization, vol.8, issue.4, pp.20-2012

N. Benton, Simple relational correctness proofs for static analyses and program transformations, ACM SIGPLAN Notices, vol.39, issue.1, pp.14-25, 2004.
DOI : 10.1145/982962.964003

URL : http://research.microsoft.com/~nick/correctnesspopl2004.pdf

P. Berthomé, K. Heydemann, X. Kauffmann-tourkestansky, and J. Lalande, High Level Model of Control Flow Attacks for Smart Card Functional Security, 2012 Seventh International Conference on Availability, Reliability and Security, pp.224-229
DOI : 10.1109/ARES.2012.79

E. Biham and A. Shamir, Differential fault analysis of secret key cryptosystems Advances in Cryptology?CRYPTO'97, pp.513-525, 1997.

J. Blömer, J. Guajardo, and V. Krummel, Provably Secure Masking of AES, International Workshop on Selected Areas in Cryptography, pp.69-83, 2004.
DOI : 10.1007/978-3-540-30564-4_5

D. Boneh, A. Richard, R. J. Demillo, and . Lipton, On the Importance of Checking Cryptographic Protocols for Faults, International Conference on the Theory and Applications of Cryptographic Techniques, pp.37-51, 1997.
DOI : 10.1007/3-540-69053-0_4

G. Bouffard, J. Iguchi-cartigny, and J. Lanet, Combined Software and Hardware Attacks on the Java Card Control Flow, International Conference on Smart Card Research and Advanced Applications, pp.283-296, 2011.
DOI : 10.1007/978-3-642-27257-8_18

URL : https://hal.archives-ouvertes.fr/hal-00684616

J. Breier, D. Jap, and C. Chen, Laser Profiling for the Back-Side Fault Attacks, Proceedings of the 1st ACM Workshop on Cyber-Physical System Security, CPSS '15, pp.99-103
DOI : 10.1007/978-3-319-10175-0_16

D. Campbell, J. Harper, V. Natham, F. Xiao, and R. Sundararajan, A compact high voltage nanosecond pulse generator, Proc. ESA AME, pp.1-12, 2008.

R. Boix-carpi, S. Picek, L. Batina, F. Menarini, D. Jakobovic et al., Glitch it if you can : parameter search strategies for successful fault injection, International Conference on Smart Card Research and Advanced Applications, pp.236-252

C. Clavier, Secret External Encodings Do Not Prevent Transient Fault Analysis, International Workshop on Cryptographic Hardware and Embedded Systems, pp.181-194, 2007.
DOI : 10.1007/978-3-540-74735-2_13

URL : https://link.springer.com/content/pdf/10.1007%2F978-3-540-74735-2_13.pdf

J. Corbet, Fun with NULL pointers, part 1. https://lwn, 2009.

H. Thomas and . Cormen, Introduction to algorithms, 2009.

L. Jean-sébastien-coron and . Goubin, On boolean and arithmetic masking against differential power analysis, Cryptographic Hardware and Embedded Systems?CHES, pp.1-14, 2000.

T. Coudray, A. Fontaine, and P. Chifflier, Picon : Control flow integrity on llvm ir, 2015.

D. Couroussé, T. Barry, B. Robisson, P. Jaillon, O. Potin et al., Runtime Code Polymorphism as a Protection Against Side Channel Attacks, IFIP International Conference on Information Security Theory and Practice, pp.136-152
DOI : 10.1007/978-3-642-31912-9_4

C. Cowan, C. Pu, D. Maier, J. Walpole, P. Bakke et al., Stackguard : automatic adaptive detection and prevention of buffer-overflow attacks, USENIX Security Symposium, pp.63-78, 1998.

S. Crane, A. Homescu, S. Brunthaler, P. Larsen, and M. Franz, Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity, Proceedings 2015 Network and Distributed System Security Symposium, pp.8-11
DOI : 10.14722/ndss.2015.23264

C. Cwe-, 14 : Compiler Removal of Code to Clear Buffers

R. Cytron, J. Ferrante, K. Barry, . Rosen, N. Mark et al., Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems, vol.13, issue.4, pp.451-490, 1991.
DOI : 10.1145/115372.115320

URL : http://grothoff.org/christian/teaching/2007/3353/papers/ssa.pdf

J. Danger, S. Guilley, S. Bhasin, and M. Nassar, Overview of Dual rail with Precharge logic styles to thwart implementation-level attacks on hardware cryptoprocessors, 2009 3rd International Conference on Signals, Circuits and Systems (SCS), pp.1-8, 2009.
DOI : 10.1109/ICSCS.2009.5412599

URL : https://hal.archives-ouvertes.fr/hal-00431261

J. Danger, S. Guilley, T. Porteboeuf, F. Praden, and M. Timbert, HCODE, Proceedings of the 4th Program Protection and Reverse Engineering Workshop on 4th Program Protection and Reverse Engineering Workshop, PPREW-4, pp.1-6
DOI : 10.1109/24.994926

URL : https://hal.archives-ouvertes.fr/hal-01575947

R. De-keulenaer, J. Maebe, K. De-bosschere, and B. D. Sutter, Link-time smart card code hardening, International Journal of Information Security, vol.7, issue.1, pp.111-130
DOI : 10.1145/2038642.2038687

A. Dehbaoui, J. Dutertre, B. Robisson, P. Orsatelli, P. Maurine et al., Injection of transient faults using electromagnetic pulses-practical results on a cryptographic system, IACR Cryptology EPrint Archive, pp.123-2012, 2012.

. Dicofr and . Com, Dictionnaire de l'informatique et d'internet, pp.2014-59

L. Dureuil, M. Potet, P. De-choudens, C. Dumas, and J. Clédière, From Code Review to Fault Injection Attacks: Filling the Gap Using Fault Model Inference, International Conference on Smart Card Research and Advanced Applications, pp.107-124
DOI : 10.1007/978-3-319-31271-2_7

L. Flottes and G. D. Natale, Laser attacks on integrated circuits : from CMOS to FD-SOI, Design & Technology of Integrated Systems In Nanoscale Era (DTIS), 2014 9th IEEE International Conference On, pp.1-6
URL : https://hal.archives-ouvertes.fr/emse-01099042

J. Dutertre, J. Jacques, A. Fournier, D. Mirbaha, J. Naccache et al., Review of fault injection mechanisms and consequences on countermeasures design, 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), pp.1-6, 2011.
DOI : 10.1109/DTIS.2011.5941421

URL : https://hal.archives-ouvertes.fr/emse-00623133

E. Eide and J. Regehr, Volatiles are miscompiled, and what to do about it, Proceedings of the 7th ACM international conference on Embedded software, EMSOFT '08, pp.255-264, 2008.
DOI : 10.1145/1450058.1450093

URL : http://www.cs.utah.edu/~regehr/papers/emsoft08-preprint.pdf

H. Eldib and C. Wang, Synthesis of Masking Countermeasures against Side Channel Attacks, International Conference on Computer Aided Verification, pp.114-130
DOI : 10.1007/978-3-319-08867-9_8

A. Ersoz, E. Andrews, and . Mccluskey, The watchdog task : Concurrent error detection using assertions, 1985.

D. Pierre-alain-fouque, F. Leresteux, and . Valette, Using faults for buffer overflow effects, Proceedings of the 27th Annual ACM Symposium on Applied Computing, pp.1638-1639

. Google, The Go Projet -The Go Programming Language, pp.2017-2049

S. Guilley, L. Sauvage, J. Danger, T. Graba, and Y. Mathieu, Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs, 2008 Second International Conference on Secure System Integration and Reliability Improvement, pp.16-23, 2008.
DOI : 10.1109/SSIRI.2008.31

URL : https://hal.archives-ouvertes.fr/hal-00259153

S. Guilley, L. Sauvage, F. Flament, V. Vong, P. Hoogvorst et al., Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics, IEEE Transactions on Computers, vol.59, issue.9, pp.1250-1263
DOI : 10.1109/TC.2010.104

R. Matthew, . Guthaus, S. Jeffrey, D. Ringenberg, . Ernst et al., Mibench : A free, commercially representative embedded benchmark suite, Workload Characterization, pp.3-14, 2001.

P. Hoogvorst, G. Duc, and J. Danger, Software implementation of dual-rail representation, COSADE, pp.24-25

M. Hutter and J. Schmidt, The temperature side channel and heating fault attacks, International Conference on Smart Card Research and Advanced Applications, pp.219-235
DOI : 10.1007/978-3-319-14123-7_15

URL : http://eprint.iacr.org/2014/190.pdf

P. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Advances in Cryptology?CRYPTO'96, pp.104-113, 1996.
DOI : 10.1007/3-540-68697-5_9

P. Kocher, J. Jaffe, and B. Jun, Differential Power Analysis, Advances in cryptology?CRYPTO'99, pp.789-789, 1999.
DOI : 10.1007/3-540-48405-1_25

J. Lalande, K. Heydemann, and P. Berthomé, Software Countermeasures for Control Flow Integrity of Smart Card C Codes, ESO- RICS'14, pp.200-218, 2014.
DOI : 10.1007/978-3-319-11212-1_12

URL : https://hal.archives-ouvertes.fr/hal-01059201

R. Lashermes, G. Reymond, J. Dutertre, J. Fournier, B. Robisson et al., A DFA on AES Based on the Entropy of Error Distributions, 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.34-43
DOI : 10.1109/FDTC.2012.18

URL : https://hal.archives-ouvertes.fr/emse-00742642

C. Lattner and V. Adve, LLVM: A compilation framework for lifelong program analysis & transformation, International Symposium on Code Generation and Optimization, 2004. CGO 2004., pp.75-107, 2004.
DOI : 10.1109/CGO.2004.1281665

C. Lattner, What Every C Programmer Should Know About Undefined Behavior. http://blog.llvm.org/2011/05/ what-every-c-programmer-should-know.html, pp.2011-2050

X. Leroy, Formal Certification of a Compiler Back-end or : Programming a Compiler With a Proof Assistant, ACM SIGPLAN Notices, pp.42-54, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00000963

D. J. Lu, Watchdog Processors and Structural Integrity Checking, IEEE Transactions on Computers, vol.31, issue.7, pp.681-685, 1982.
DOI : 10.1109/TC.1982.1676066

A. Mahmood, J. Edward, and . Mccluskey, Watchdog processors : error coverage and overhead. Center for Reliable Computing, 1984.

S. Mangard, E. Oswald, and T. Popp, Power analysis attacks : Revealing the secrets of smart cards, 2008.

T. Martin, The Insider's Guide To The STM32 ARM Based Microcontroller, Hitex (UK) Ltd, vol.82, pp.69-100, 2008.

D. May, L. Henk, . Muller, and . Smart, Non-deterministic Processors, In ACISP, vol.1, pp.115-129, 2001.
DOI : 10.1007/3-540-47719-5_11

M. Graphics, . Sourcery, and . Codebench, https://www.mentor.com/ embedded-software/sourcery-tools/sourcery-codebench/overview, p.2017

D. Mohindra, Do not modify the underlying collection when an iteration is in progress. https://www.securecoding.cert.org, MSC06-J.+Do+not+modify+the+underlying+ collection+when+an+iteration+is+in+progress, pp.2017-67

A. Moradi, M. T. , M. Shalmani, and M. Salmasizadeh, A Generalized Method of Differential Fault Attack Against AES Cryptosystem, International Workshop on Cryptographic Hardware and Embedded Systems, pp.91-100, 2006.
DOI : 10.1007/11894063_8

N. Moro, Sécurisation de programmes assembleur face aux attaques visant les processeurs embarqués, pp.66-72, 2014.

N. Moro, K. Heydemann, E. Encrenaz, and B. Robisson, Formal verification of a software countermeasure against instruction skip attacks, Journal of Cryptographic Engineering, vol.100, issue.11, pp.145-156, 2014.
DOI : 10.1109/FDTC.2010.14

URL : https://hal.archives-ouvertes.fr/emse-00869509

M. Huu-nguyen, Sécurisation de processeurs vis-à-vis des attaques par faute et par analyse de la consommation, pp.2011-2032

C. Nist, The digital signature standard, Communications of the ACM, vol.35, issue.7, pp.36-40, 1992.
DOI : 10.1145/129902.129904

S. Ordas, L. Guillaume-sage, K. Tobich, J. Dutertre, and P. Maurine, Evidence of a Larger EM-Induced Fault Model, International Conference on Smart Card Research and Advanced Applications, pp.245-259
DOI : 10.1007/978-3-319-16763-3_15

URL : https://hal.archives-ouvertes.fr/emse-01099037

M. Otto, Fault attacks and countermeasures, 2005.

G. Piret and J. Quisquater, A Differential Fault Attack Technique against SPN Structures, with Application to the AES and Khazad, International Workshop on Cryptographic Hardware and Embedded Systems, pp.77-88, 2003.
DOI : 10.1007/978-3-540-45238-6_7

M. Poletto and V. Sarkar, Linear scan register allocation, ACM Transactions on Programming Languages and Systems, vol.21, issue.5, pp.895-913, 1999.
DOI : 10.1145/330249.330250

URL : http://www.research.ibm.com/jalapeno/papers/toplas99.pdf

F. Poucheret, . Chusseau, P. Robisson, and . Maurine, Local electromagnetic coupling with CMOS integrated circuits, Electromagnetic Compatibility of Integrated Circuits (EMC Compo), 2011 8th Workshop on, pp.137-141

J. Quisquater and D. Samyde, Electromagnetic analysis (EMA) : Measures and counter-measures for smart cards. Smart Card Programming and Security, pp.200-210, 2001.
DOI : 10.1007/3-540-45418-7_17

F. Regazzoni, L. Breveglieri, P. Ienne, and I. Koren, Interaction Between Fault Attack Countermeasures and the Resistance Against Power Analysis Attacks, In Fault Analysis in Cryptography, pp.257-272
DOI : 10.1007/978-3-642-29656-7_15

URL : http://euler.ecs.umass.edu/research/rbik-chapter-2012.pdf

F. Regazzoni, T. Eisenbarth, L. Breveglieri, P. Ienne, and I. Koren, Can knowledge regarding the presence of countermeasures against fault attacks simplify power attacks on cryptographic devices ? In Defect and Fault Tolerance of VLSI Systems, DFTVS'08. IEEE International Symposium on, pp.202-210, 2008.

J. Regehr, A Guide to Undefined Behavior in C and C++, Part 1. https: //blog.regehr.org, 2010.

A. George, J. Reis, N. Chang, R. Vachharajani, . Rangan et al., SWIFT : Software implemented fault tolerance, Proceedings of the international symposium on Code generation and optimization, pp.243-254, 2005.

M. Rivain and E. Prouff, Provably Secure Higher-Order Masking of AES, Cryptographic Hardware and Embedded Systems, CHES 2010, pp.413-427, 2010.
DOI : 10.1007/978-3-642-15031-9_28

L. Riviere, Z. Najm, P. Rauzy, J. Danger, J. Bringer et al., High precision fault injections on the instruction cache of ARMv7-M architectures, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp.62-67, 2015.
DOI : 10.1109/HST.2015.7140238

URL : https://hal.archives-ouvertes.fr/hal-01208378

B. Robisson and P. Manet, Differential Behavioral Analysis, International Workshop on Cryptographic Hardware and Embedded Systems, pp.413-426, 2007.
DOI : 10.1007/978-3-540-74735-2_28

URL : https://hal.archives-ouvertes.fr/emse-00481468

J. Schmidt and M. Hutter, Optical and em fault-attacks on CRTbased RSA : Concrete results. na, 2007.

. Sertif, Simulation for the Evaluation of Robustness of embedded Applications against Fault injection ? ANR. http://sertif-projet.forge.imag.fr, pp.69-95, 2016.

A. Shamir and E. Tromer, Acoustic cryptanalysis. presentation available from http, 2004.

S. Skorobogatov, Local heating attacks on flash memory devices In Hardware-Oriented Security and Trust, 2009. HOST'09, IEEE International Workshop on, vol.14, pp.1-6, 2009.

N. Standard, Announcing the advanced encryption standard (AES) Federal Information Processing Standards Publication, pp.1-51, 2001.

C. Tice, T. Roeder, P. Collingbourne, S. Checkoway, Ú. Erlingsson et al., Enforcing forward-edge control-flow integrity in gcc & llvm, USENIX Security, pp.27-40

E. Trichina and R. Korkikyan, Multi Fault Laser Attacks on Protected CRT-RSA. In Fault Diagnosis and Tolerance in Cryptography, 2010 Workshop on, pp.75-86, 2010.
DOI : 10.1109/fdtc.2010.14

I. Verbauwhede, D. Karaklajic, and J. Schmidt, The Fault Attack Jungle - A Classification Model to Guide You, 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.3-8
DOI : 10.1109/FDTC.2011.13

. Wikipedia, George Hotz -Jailbreak iOS devices. https://en.wikipedia. org/wiki/George_Hotz, p.2017

S. Yen and M. Joye, Checking Before Output May not be Enough Against Fault-based Cryptanalysis, IEEE Transactions on computers, vol.49, issue.9, pp.967-970, 2000.

J. Yiu, The definitive guide to the ARM Cortex-M3. Newnes, pp.31-69, 2009.

N. Bilgiday-yuce, H. Farhady-ghalaty, C. Santapuri, C. Deshpande, P. Patrick et al., Software Fault Resistance is Futile : Effective Single-Glitch Attacks, Fault Diagnosis and Tolerance in Cryptography (FDTC), 2016 Workshop on, pp.47-58, 2016.

L. Zussa, A. Dehbaoui, K. Tobich, J. Dutertre, P. Maurine et al., Efficiency of a glitch detector against electromagnetic fault injection, Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, 2014.
URL : https://hal.archives-ouvertes.fr/lirmm-01096047

L. Zussa, J. Dutertre, J. Clédiere, B. Robisson, and A. Tria, Investigation of timing constraints violation as a fault injection means, 27th Conference on Design of Circuits and Integrated Systems (DCIS), pp.2012-2026
URL : https://hal.archives-ouvertes.fr/emse-00742652

.. Découpage-du-compteur-32-bits, 111 8.8 Solution pour le cas d'un branchement conditionnel (version protégée de la figure 8.6), p.113

C. Legalize and C. .. , 123 A.2 CFG de la fonction test 124 A.3 CFG étendu de la fonction test, fonction test après la passe Insert CheckMBB . . . . . . 128 A.6 CFG de la fonction test après la passe Insert Step Counters . . . 130 A.7 CFG de la fonction test après la passe Initialize Counters . . . . 131 A.8 CFG de la fonction test après la passe Compute Preview Counters 133

L. Résultat-de, évaluation de performances du schéma CCFI. Le temps d'exécution est mesuré en nombre de cycle d'horloge et la taille du code en octets, p.116