Enhanced thermal confinement in phase-change memory targeting current reduction - Archive ouverte HAL Access content directly
Conference Papers Year :

Enhanced thermal confinement in phase-change memory targeting current reduction

(1, 2) , (2) , (2) , (2) , (2) , (2) , (2) , (2) , (2) , (2) , (2) , (1) , (2)
1
2

Abstract

In this work, we present the extensive electrical characterization of 4kb Phase-Change Memory (PCM) arrays based on "Wall" structure and Ge-rich GeSbTe (GST) material, integrating a SiC dielectric with low thermal conductivity surrounding the heater element for enhanced cell thermal efficiency. We investigate the effects of the introduction of such dielectrics on the electrical performances of the device and we provide a promising path to achieve energy-efficient PCM cells supporting our results by electro-thermal TCAD simulations.
Fichier principal
Vignette du fichier
ClementDeCamaret_ESSDERC2022.pdf (1.5 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

cea-03927940 , version 1 (06-01-2023)

Identifiers

Cite

C. de Camaret, G. Bourgeois, O. Cueto, V. Meli, S. Martin, et al.. Enhanced thermal confinement in phase-change memory targeting current reduction. ESSDERC 2022 - IEEE 52nd European Solid-State Device Research Conference, Sep 2022, Milan, Italy. pp.233-236, ⟨10.1109/ESSDERC55479.2022.9947190⟩. ⟨cea-03927940⟩
0 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More