Exploration of fault effects on formal RISC-V microarchitecture models - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Accéder directement au contenu
Communication Dans Un Congrès Année : 2022

Exploration of fault effects on formal RISC-V microarchitecture models

Résumé

This paper introduces a formal workflow for modeling software/hardware systems in order to explore the effects of fault injections and evaluate the robustness to fault injection attacks. We illustrate this workflow on four versions of a PIN authentication code, embedding different software countermeasures. The code is symbolically evaluated on two implementations of the RISC-V CV32E40P core: the original implementation from the OpenHW group and an implementation that integrates protection of the pipeline control signals. On the original, unprotected core, our formal workflow exposes various vulnerabilities, including previously unknown ones, whereas, on the protected core, it confirms the effectiveness of the proposed countermeasures.
Fichier principal
Vignette du fichier
FDTC22_Tollec_Exploration.pdf (427.12 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

cea-03852138 , version 1 (14-11-2022)

Identifiants

Citer

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann, Mathieu Jan. Exploration of fault effects on formal RISC-V microarchitecture models. FTDC 2022 - Workshop on Fault Detection and Tolerance in Cryptography, Sep 2022, Virtual event, Italy. pp.73-83, ⟨10.1109/FDTC57191.2022.00017⟩. ⟨cea-03852138⟩
65 Consultations
353 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More