Skip to Main content Skip to Navigation
Conference papers

ADVANCED 3D DESIGN AND TECHNOLOGIES FOR 3-LAYER SMART IMAGER

Abstract : CMOS Imagers have adopted 3D integration using Back-Side Illumination (BSI) technology, with 2 CMOS layers assembled using Wafer-to-Wafer and advanced Hybrid Bonding technology. Targeting innovative AI and Machine Learning application, for offering AI processing at the edge within the image sensor itself, this paper presents some new 3D design and technology solutions in order to build a 3-layer Smart Imager. The hybrid bonding technology for assembly of multi wafers with a capability below 1 µm pitch is shown as well as Through Silicon Via (TSV) of 2 µm pitch compatible with hybrid bonding. To offer Design Technology Co-Optimization (DTCO) capabilities, a Place & Route methodology is proposed with the associated PDKIT to benefit of fine pitch interconnects
Complete list of metadata

https://hal-cea.archives-ouvertes.fr/cea-03760523
Contributor : Contributeur MAP CEA Connect in order to contact the contributor
Submitted on : Thursday, August 25, 2022 - 12:17:30 PM
Last modification on : Sunday, August 28, 2022 - 3:21:30 AM

File

 Restricted access
To satisfy the distribution rights of the publisher, the document is embargoed until : 2023-08-24

Please log in to resquest access to the document

Identifiers

Citation

Pascal Vivet, Lucile Arnaud, Stephan Borel, Nicolas Bresson, Myriam Assous, et al.. ADVANCED 3D DESIGN AND TECHNOLOGIES FOR 3-LAYER SMART IMAGER. 2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA), Apr 2022, Taiwan, Taiwan. ⟨10.1109/VLSI-TSA54299.2022.9771026⟩. ⟨cea-03760523⟩

Share

Metrics

Record views

18