Exploration and Generation of Efficient FPGA-based Deep Neural Network Accelerators - Archive ouverte HAL Access content directly
Journal Articles IEEE Workshop on Signal Processing Systems (SiPS) Year : 2021

Exploration and Generation of Efficient FPGA-based Deep Neural Network Accelerators

(1) , (1) , (1) , (2)
1
2

Abstract

Convolutional Neural Networks (CNNs) have emerged as an answer to next-generation applications such as complex image recognition and object detection. Embedding such compute-intensive and memory-hungry algorithms on edge systems will lead to smarter high-value applications. However, the algorithmic innovations in the CNN field leave the hardware accelerators one step behind. Reconfigurable hardware (e.g. FPGAs) allows designing custom accelerators adapted to new algorithms. Furthermore, new design approaches such as highlevel synthesis (HLS) enable to generate RTL code based on highlevel function descriptions. This paper presents a high-level CNN accelerator generation framework for FPGAs. A first phase of the framework characterizes CNN descriptions using hardwareaware metrics. These metrics then drive a hardware generation phase which builds the proper C source code implementation for each layer of the network. Finally, an HLS tool outputs the synthesizable RTL code of the accelerator. This approach aims at reducing the gap between the evolving applications based on artificial intelligence and hardware accelerators, thus reducing time-to-market of new systems.
Embargoed file
Embargoed file
1 6 21
Year Month Jours
Avant la publication

Dates and versions

cea-03759800 , version 1 (24-08-2022)

Identifiers

Cite

Nermine Ali, Jean-Marc Philippe, Benoit Tain, Philippe Coussy. Exploration and Generation of Efficient FPGA-based Deep Neural Network Accelerators. IEEE Workshop on Signal Processing Systems (SiPS), 2021, pp.123-128. ⟨10.1109/SiPS52927.2021.00030⟩. ⟨cea-03759800⟩
71 View
866 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More