A 35.6 TOPS/W/mm2 3-Stage Pipelined Computational SRAM With Adjustable Form Factor for Highly Data-Centric Applications - CEA - Commissariat à l’énergie atomique et aux énergies alternatives Access content directly
Journal Articles IEEE Journal of Solid-State Circuits Year : 2020

A 35.6 TOPS/W/mm2 3-Stage Pipelined Computational SRAM With Adjustable Form Factor for Highly Data-Centric Applications

Fichier principal
Vignette du fichier
JPNOEL_SSCL20.pdf (3.05 Mo) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

cea-03605066 , version 1 (10-03-2022)

Identifiers

Cite

Jean-Philippe Noel Noel, Manuel Pezzin, Roman Gauchi, Jean-Frédéric Christmann, Maha Kooli, et al.. A 35.6 TOPS/W/mm2 3-Stage Pipelined Computational SRAM With Adjustable Form Factor for Highly Data-Centric Applications. IEEE Journal of Solid-State Circuits, 2020, 2, pp.286-298. ⟨10.1109/LSSC.2020.3010377⟩. ⟨cea-03605066⟩
48 View
46 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More