Binary linear ECCs optimized for bit inversion in memories with asymmetric error probabilities
Résumé
Many memory types are asymmetric with respect to the error vulnerability of stored 0's and 1's. For instance, DRAM, STT-MRAM and NAND flash memories may suffer from asymmetric error rates. A recently proposed errorprotection scheme consists in the inversion of the memory words with too many vulnerable values before they are stored in an asymmetric memory. In this paper, a method is proposed for the optimization of systematic binary linear block error-correcting codes in order to maximize their impact when combined with memory word inversion.
Domaines
Performance et fiabilité [cs.PF]
Origine : Fichiers produits par l'(les) auteur(s)