Post-Quantum Cryptography: Challenges and Opportunities for Robust and Secure HW Design - Archive ouverte HAL Access content directly
Conference Papers Year : 2021

Post-Quantum Cryptography: Challenges and Opportunities for Robust and Secure HW Design

(1) , (2) , (3) , (4, 5) , (6, 7) , (1) , (4, 5) , (8)
1
2
3
4
5
6
7
8

Abstract

Post-Quantum Cryptography (PQC) will become soon the standard for many systems of the future. With the advent of quantum computers, all encrypted communications based on traditional asymmetric cryptography (e.g., RSA, ECC) will become insecure. The definition the PQC standards is an on going process proceeding at a fast pace, involving new and largely unexplored cryptographic primitives. For this reason, the design of hardware implementations of PQC algorithms is still under study. In this paper, we introduce the fundamentals of PQC, with a focus on lattice-based cryptography and its hardware security issues, namely side-channel and fault-based attacks. Then, we focus on isogeny-based cryptography and the SIKE algorithm. We highlight the importance of fault-tolerant design choices through the presentation of a fault attack, based on the electromagnetic injection of transient faults, targeting this cryptographic primitive. Finally, we show an interesting idea that starts from the observation that some PQC algorithms have an intrinsic probabilistic behavior. We argue that this characteristic is a clear opportunity that paves the way for the application of approximate (or inexact) computing to the implementation of PQC cryptography.
Fichier principal
Vignette du fichier
DFTS2021_SpecialSession_PQC.pdf (282.41 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

cea-03452245 , version 1 (26-11-2021)

Identifiers

Cite

Davide Bellizia, Nadia El Mrabet, Apostolos Fournaris, Simon Pontié, Francesco Regazzoni, et al.. Post-Quantum Cryptography: Challenges and Opportunities for Robust and Secure HW Design. 34th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, Oct 2021, Athènes, Greece. pp.10.1109/DFT52944.2021.9568301, ⟨10.1109/DFT52944.2021.9568301⟩. ⟨cea-03452245⟩
70 View
200 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More