A RISC-V ISA extension for ultra-low power IoT wireless signal processing

Hela Belhadj Amor (1) , Carolynn Bernier (2) , Zdenek Prikryl (3)

1 DACLE-LETI - Département d'Architectures, Conception et Logiciels Embarqués-LETI
2 LIIM - Laboratoire Intelligence Intégrée Multi-capteurs
3 Codasip, S.R.O. République tchèque

This work presents an instruction-set extension to the open-source RISC-V ISA (RV32IM) dedicated to ultra-low power (ULP) software-defined wireless IoT transceivers. The custom instructions are tailored to the needs of 8/16/32-bit integer complex arithmetic typically required by quadrature modulations. The proposed extension occupies only 2 major opcodes and most instructions are designed to come at a near-zero energy cost. Both an instruction accurate (IA) and a cycle accurate (CA) model of the new architecture are used to evaluate six IoT baseband processing test benches including FSK demodulation and LoRa preamble detection. Simulation results show cycle count improvements from 19% to 68%. Post synthesis simulations for a target 22nm FD-SOI technology show less than 1% power and 28% area overheads, respectively, relative to a baseline RV32IM design. Power simulations show a peak power consumption of 380 µW for Bluetooth LE demodulation and 225 µW for LoRa preamble detection (BW = 500 kHz, SF = 11).

Keywords: ISA extension; IoT; software-defined radio; ultra-low power (ULP) transceiver architecture; Bluetooth; LoRa

Domains: Engineering Sciences [physics]

Hela Belhadj Amor, Carolynn Bernier, Zdenek Prikryl. A RISC-V ISA extension for ultra-low power IoT wireless signal processing. IEEE Transactions on Computers, 2021, 2021, pp.1-1. ⟨10.1109/TC.2021.3063027⟩. ⟨cea-03158876v2⟩