Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Methodology, IEEE Trans. Electron Devices, vol.58, pp.2218-2226, 2011. ,
Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs, IEEE Trans. Electron Devices, vol.50, pp.1837-1852, 2003. ,
Random Fluctuations in Scaled MOS Devices, Proceedings of the 2009 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.79-85, 2009. ,
Impact of Metal Grain Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study, IEEE Electron Device Lett, pp.1199-1201, 2010. ,
Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Results, IEEE Trans. Electron Devices, vol.58, pp.2227-2234, 2011. ,
Simultaneous Simulation of Systematic and Stochastic Process Variations, Proceedings of the 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.289-292, 2014. ,
Variability-Aware Compact Model Strategy for 20-nm Bulk MOSFETs, Proceedings of the 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.293-296, 2014. ,
Hierarchical Variability-Aware Compact Models of 20 nm Bulk CMOS, Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.325-328, 2015. ,
Double Patterning: Simulating a Variability Challenge for Advanced Transistors, Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.105-108, 2013. ,
Simulation of process variations in FinFET transistor patterning, Proceedings of the 21st International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.299-302, 2016. ,
Process Informed Accurate Compact Modelling of 14-nm FinFET Variability and Application to Statistical 6T-SRAM Simulations, Proceedings of the 21st International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.303-306, 2016. ,
, , 2018.
, Europractice Software Service, 2018.
Available online: www.drlitho.com (accessed on, 2018. ,
, , 2018.
Optical Imaging in Projection Microlithography, pp.126-127, 2005. ,
, , pp.325-381, 2009.
Next EUV Challenge: Pellicles, Semiconductor Engineering, p.15, 2018. ,
The lithography technology for the 32 nm HP and beyond, Proc. SPIE, vol.7028, 2008. ,
Materials for single-etch double patterning process: surface curing agent and thermal cure resist, Proc. SPIE, vol.7273, 2009. ,
The Effect of Etching and Deposition Processes on the Width of Spacers Created during Self-Aligned Double Patterning, Proceedings of the 2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.236-239, 2018. ,
, , 2018.
Plasma Processing Simulator ,
, , 2018.
Coupled simulation to determine the impact of across wafer variations in oxide PECVD on electrical and reliability parameters of Through-Silicon Vias, Microelectron. Eng, vol.137, pp.141-145, 2015. ,
Coupling of Equipment Simulation and Feature-Scale Profile Simulation for Dry-Etching of Polysilicon Gate Lines, Proceedings of the 15th International Conference on Simulation of Semiconductor Processes and Devices, pp.57-60, 2010. ,
Available online: www.python.org (accessed on, p.15, 2019. ,
Process Variability for Devices at and beyond the 7 nm Node, J. Solid State Sci. Technol, vol.7, pp.595-601, 2018. ,
URL : https://hal.archives-ouvertes.fr/cea-02965940
Physical Compact Model for Stacked-planar and Vertical Gate-All-Around MOSFETs, Proceedings of the International Electron Devices Meeting (IEDM), pp.3-7, 2016. ,
URL : https://hal.archives-ouvertes.fr/cea-01973390