J. K. Lorenz, E. Bär, T. Clees, R. Jancke, C. P. Salzig et al., Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Methodology, IEEE Trans. Electron Devices, vol.58, pp.2218-2226, 2011.

A. Asenov, A. R. Brown, J. H. Davies, S. Kaya, and G. Slavcheva, Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs, IEEE Trans. Electron Devices, vol.50, pp.1837-1852, 2003.

K. Takeuchi, A. Nishida, and T. Hiramoto, Random Fluctuations in Scaled MOS Devices, Proceedings of the 2009 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.79-85, 2009.

A. R. Brown, N. M. Idris, J. R. Watling, and A. Asenov, Impact of Metal Grain Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study, IEEE Electron Device Lett, pp.1199-1201, 2010.

J. K. Lorenz, E. Bär, T. Clees, P. Evanschitzky, R. Jancke et al., Hierarchical Simulation of Process Variations and Their Impact on Circuits and Systems: Results, IEEE Trans. Electron Devices, vol.58, pp.2227-2234, 2011.

J. Lorenz, E. Baer, A. Burenkov, P. Evanschitzky, A. Asenov et al., Simultaneous Simulation of Systematic and Stochastic Process Variations, Proceedings of the 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.289-292, 2014.

X. Wang, D. Reid, L. Wang, A. Burenkov, C. Millar et al., Variability-Aware Compact Model Strategy for 20-nm Bulk MOSFETs, Proceedings of the 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.293-296, 2014.

X. Wang, D. Reid, L. Wang, A. Burenkov, C. Millar et al., Hierarchical Variability-Aware Compact Models of 20 nm Bulk CMOS, Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.325-328, 2015.

P. Evanschitzky, A. Burenkov, and J. Lorenz, Double Patterning: Simulating a Variability Challenge for Advanced Transistors, Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.105-108, 2013.

E. Baer, A. Burenkov, P. Evanschitzky, and J. Lorenz, Simulation of process variations in FinFET transistor patterning, Proceedings of the 21st International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.299-302, 2016.

X. Wang, D. Reid, L. Wang, C. Millar, A. Burenkov et al., Process Informed Accurate Compact Modelling of 14-nm FinFET Variability and Application to Statistical 6T-SRAM Simulations, Proceedings of the 21st International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.303-306, 2016.

. Synopsys and . Tcad, , 2018.

, Europractice Software Service, 2018.

. Iisb-r&d-lithography-simulator-dr and . Litho, Available online: www.drlitho.com (accessed on, 2018.

. Iisb, , 2018.

K. Wong and A. , Optical Imaging in Projection Microlithography, pp.126-127, 2005.

V. Bakshi and . Lithography, , pp.325-381, 2009.

M. Lapedus, Next EUV Challenge: Pellicles, Semiconductor Engineering, p.15, 2018.

M. Dusa, B. Arnold, J. Finders, H. Meiling, . Van-ingen et al., The lithography technology for the 32 nm HP and beyond, Proc. SPIE, vol.7028, 2008.

Y. C. Bae, Y. Liu, T. Cardolaccia, J. C. Mcdermott, and P. Trefonas, Materials for single-etch double patterning process: surface curing agent and thermal cure resist, Proc. SPIE, vol.7273, 2009.

E. Baer and J. Lorenz, The Effect of Etching and Deposition Processes on the Width of Spacers Created during Self-Aligned Double Patterning, Proceedings of the 2018 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp.236-239, 2018.

C. Simulator and . Group, , 2018.

Q. , Plasma Processing Simulator

Q. Ltd, , 2018.

E. Baer, P. Evanschitzky, J. Lorenz, F. Roger, R. Minixhofer et al., Coupled simulation to determine the impact of across wafer variations in oxide PECVD on electrical and reliability parameters of Through-Silicon Vias, Microelectron. Eng, vol.137, pp.141-145, 2015.

E. Baer, D. Kunder, P. Evanschitzky, and J. Lorenz, Coupling of Equipment Simulation and Feature-Scale Profile Simulation for Dry-Etching of Polysilicon Gate Lines, Proceedings of the 15th International Conference on Simulation of Semiconductor Processes and Devices, pp.57-60, 2010.

. Python, Available online: www.python.org (accessed on, p.15, 2019.

J. K. Lorenz, A. Asenov, E. Baer, S. Barraud, F. Kluepfel et al., Process Variability for Devices at and beyond the 7 nm Node, J. Solid State Sci. Technol, vol.7, pp.595-601, 2018.
URL : https://hal.archives-ouvertes.fr/cea-02965940

O. Rozeau, S. Martini, T. Poiroux, F. Triozon, S. Barraud et al., Physical Compact Model for Stacked-planar and Vertical Gate-All-Around MOSFETs, Proceedings of the International Electron Devices Meeting (IEDM), pp.3-7, 2016.
URL : https://hal.archives-ouvertes.fr/cea-01973390