Handbook of Hardware/Software Codesign, 2017. ,
Hardware/Software Co-simulation, 31st Design Automation Conference, pp.439-440, 1994. ,
Embracing the FPGA Challenge for Processor Design Verification, 15th International Microprocessor Test and Verification Workshop, pp.39-43, 2014. ,
OSCI TLM-2.0 Language Reference Manual, Open SystemC Initiative, vol.24, 2009. ,
A HW/SW Co-simulation Framework for the Verification of Multi-CPU Systems, High Level Design Validation and Test Workshop, pp.125-131, 2008. ,
Mixed SW/SystemC SoC Emulation Framework, IEEE International Symposium on, pp.2338-2341, 2007. ,
Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration, 11th Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, 2019. ,
URL : https://hal.archives-ouvertes.fr/hal-02023805
A Fast Hardware/Software Co-verification Method for System-ona-Chip by using a C/C++ Simulator and FPGA Emulator with Shared Register Communication, Proceedings of the 41st annual Design Automation Conference, pp.299-304, 2004. ,
An SoC Design Methodology using FPGAs and Embedded Microprocessors, Proceedings of the 41st annual Design Automation Conference, pp.747-752, 2004. ,
, Quartus SignalTap II Logic Analyzer
A new RTL Debugging Methodology in FPGA-based Verification Platform, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp.180-183, 2004. ,
FPGA-based platform for fast accurate evaluation of Ultra Low Power SoC, 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.123-128, 2018. ,
URL : https://hal.archives-ouvertes.fr/lirmm-01890567
Plug&Chip: A Framework for Supporting Rapid Prototyping of 3D Hybrid Virtual SoCs, ACM Transactions on Embedded Computing Systems (TECS), vol.13, issue.5s, p.168, 2014. ,
An automatic software/hardware verification platform prototype for reconfigurable audio algorithm in media soc, IEEE 11th International Conference on ASIC (ASICON), pp.1-4, 2015. ,
PNeuro: A scalable energy-efficient programmable hardware accelerator for neural networks, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1039-1044, 2018. ,
URL : https://hal.archives-ouvertes.fr/hal-01949772
, Mentor Graphics Inc. Questa Advanced Simulator
A Run-Time RTL Debugging Methodology for FPGA-based Co-simulation, 2010 International Conference on Communications, Circuits and Systems (ICCCAS), pp.891-895, 2010. ,
Statistical Sampling of Microarchitecture Simulation, ACM Transactions on Modeling and Computer Simulation (TOMACS), vol.16, issue.3, pp.197-224, 2006. ,