Zero Capacitor Embedded Memory Technology for System on Chip, 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05) ,
New concepts for 1T-DRAMS: covercoming the scaling limits ,
Experimental demonstration of capacitorless A2RAM cells on silicon-on-insulator, IEEE Electron Device Letters, vol.33, issue.12, 2012. ,
Optimization guidelines of A2RAM cell performance through TCAD simulations, p.2017 ,
URL : https://hal.archives-ouvertes.fr/hal-02007238
, TCAD Sentaurus software -Synopsys vM-2016, pp.12-13
Semiconductor material and device characterization, pp.61-125, 2006. ,
Improved method for the oxide thickness extraction in MOS structures with ultra-thin gate dielectrics, Proc. IEEE Int. Cod. on Microelectronic Test Structures, vol.2, 1999. ,
Effect of Si cap layer on parasitic channel operation in Si/SiGe metal-oxidesemiconductor structures, J. Appl. Phys, vol.93, issue.6, 2003. ,
C-V characterization of strained Si/SiGe multipleheterojunction capacitors as a tool for heterojunction MOSFET channel design, Semicond. Sci. Technol, vol.18, pp.738-744, 2003. ,
Non-homogeneous electrical transport through silicon-on-saphire thin films: evidence of the intermal stress influence, Solid-State Electronics, vol.2, issue.9, pp.947-953, 1982. ,
Profiling of inhomogeneous carrier transport properties with the influence of temperature in siliconon-insulator films formed by oxygen implantation, J. Appl. Phys, vol.60, p.3199, 1986. ,
Physique des semiconducteurs et des composants électroniques, pp.109-177, 2001. ,
, b) first derivative of the C-V, (c) doping function, and (d) depletion depth of the A2RAM sample, pp.p-type GP