Adiabatic capacitive logic: A paradigm for low-power logic

Abstract : Although CMOS technology scaling combined with efficient frequency and voltage scaling strategies offer femto Joule per logic operation, energy consumption remains orders of magnitude above the limit given by information theory. To alleviate this inherent energy dissipation, this paper introduces a new paradigm: the adiabatic capacitive logic. Based on adiabatic operation, the principle also relies on a smooth capacitance modulation to achieve a quasi zero-power logic dissipation. This method limits leakage by using metal-metal junctions instead of semiconductor one. It also avoids dynamic power consumption by adiabatic transitions. The contact-less operation promises a better reliability compared to logic based on nano-mechanical relays.
Document type :
Conference papers
Complete list of metadatas

https://hal-cea.archives-ouvertes.fr/cea-02195009
Contributor : Bruno Savelli <>
Submitted on : Friday, July 26, 2019 - 11:28:44 AM
Last modification on : Sunday, July 28, 2019 - 1:20:50 AM

Identifiers

  • HAL Id : cea-02195009, version 1

Collections

Citation

G. Pillonnet, H. Fanet, S. Houri. Adiabatic capacitive logic: A paradigm for low-power logic. 2017 IEEE International Symposium on Circuits and Systems (ISCAS), May 2017, Baltimore, United States. pp.1-4. ⟨cea-02195009⟩

Share

Metrics

Record views

6