# In-situ Fmax/Vmin tracking for energy efficiency and reliability optimization

* Corresponding author
Résumé : Achieving the lowest possible operating voltage is needed to minimize the power consumption of a circuit but also to increase its reliability w.r.t hardware errors. An in-situ technique to estimate and reduce the design margins of a circuit is presented which significantly minimizes the operating voltage and tracks it during run-time operation of a circuit without failure. A DSP core embedding this technique has been fabricated and measured. Its V$_{min}$ has been estimated within +3.5%/-2.5% at nominal clock frequency (1600MHz), thus reducing by 19% its energy per operation.
Keywords :
Document type :
Conference papers
Complete list of metadatas

Cited literature [16 references]

https://hal-cea.archives-ouvertes.fr/cea-02194423
Contributor : Bruno Savelli <>
Submitted on : Tuesday, September 24, 2019 - 2:55:54 PM
Last modification on : Monday, June 22, 2020 - 2:38:19 PM
Long-term archiving on: : Sunday, February 9, 2020 - 8:35:05 PM

### File

Pan.pdf
Publisher files allowed on an open archive

### Citation

Ivan Miro-Panades, Edith Beigné, Olivier Billoint, Yvain Thonnart. In-situ Fmax/Vmin tracking for energy efficiency and reliability optimization. 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), IEEE, Jul 2017, Thessaloniki, Greece. pp.96-99, ⟨10.1109/IOLTS.2017.8046240⟩. ⟨cea-02194423⟩

Record views