Skip to Main content Skip to Navigation
Conference papers

Solderless Leadframe Assisted Wafer-Level Packaging Technology for Power Electronics

Abstract : This paper presents a wafer-level pre-packaging technology for power devices. The concept consists in the implementation of a thick 3D patterned copper leadframe ensuring the interconnections of the power devices among them or with the other components of the converter. The metallic leadframe is bonded between two wafers of semiconductor devices enabling the 3D power module integration by the 3D stacking of one or multiple switching cells. Specific technology developments are introduced, practical realizations of the concept are presented and the electrical characterizations of the first prototypes are discussed
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://hal-cea.archives-ouvertes.fr/cea-02185324
Contributor : Bruno Savelli <>
Submitted on : Tuesday, July 16, 2019 - 3:27:22 PM
Last modification on : Wednesday, October 14, 2020 - 4:17:42 AM

Annex

Identifiers

Collections

CEA | CNRS | DRT | LETI | UGA | CEA-GRE | G2ELAB

Citation

Kremena Vladimirova, Julie Widiez, Bastien Letowski, Pierre Perreau, Gregory Enyedi, et al.. Solderless Leadframe Assisted Wafer-Level Packaging Technology for Power Electronics. 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), May 2018, San Diego, France. pp.1251-1257, ⟨10.1109/ECTC.2018.00193⟩. ⟨cea-02185324⟩

Share

Metrics

Record views

118

Files downloads

117