Skip to Main content Skip to Navigation
Conference papers

A Novel Structure for Backside Protection Against Physical Attacks on Secure Chips or SiP

Abstract : A structure intended to protect Integrated Circuits (IC) against physical attacks is presented. Located on the backside of a chip, it complements the countermeasures usually available on the front side of secure components. It aims at preventing attacks such as fault injection by laser illumination and can trigger an alert in case of invasive attacks by circuit edit or micro-probing. Weakening structures have been designed so as to cause the breakage of the die in case of thinning, and a metallic serpentine used as an attack witness has been thought with a maximal complexity so that an attacker cannot skirt it. These elements can be fabricated using standard packaging techniques in a wafer level integration, whether at chip or system scale. The concept of a secure System in Package (SiP) using unsecured chips is proposed, opening the perspective of components fully "secured by packaging".
Document type :
Conference papers
Complete list of metadatas

Cited literature [15 references]  Display  Hide  Download

https://hal-cea.archives-ouvertes.fr/cea-02185285
Contributor : Bruno Savelli <>
Submitted on : Tuesday, July 16, 2019 - 3:16:42 PM
Last modification on : Wednesday, October 14, 2020 - 4:22:31 AM

File

noVEL.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

S. Borel, L. Duperrex, E. Deschaseaux, J. Charbonnier, J. Clédière, et al.. A Novel Structure for Backside Protection Against Physical Attacks on Secure Chips or SiP. 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), May 2018, San Diego, United States. pp.515-520, ⟨10.1109/ECTC.2018.00081⟩. ⟨cea-02185285⟩

Share

Metrics

Record views

83

Files downloads

450