J. P. Colinge, M. H. Gao, A. Romano-rodriguez, H. Maes, and C. Claeys, Silicon-on-insulator 'gate-all-around device, Electron Devices Meeting, 1990. IEDM '90, pp.595-598, 1990.

R. Coquand, Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), pp.37-40, 2012.

K. J. Kuhn, Considerations for Ultimate CMOS Scaling, IEEE Trans. Electron Devices, vol.59, issue.7, pp.1813-1828, 2012.

R. Coquand, Strain-induced performance enhancement of tri-gate and omega-gate nanowire FETs scaled down to 10nm Width, 2012 Symposium on VLSI Technology (VLSIT), pp.13-14, 2012.

H. Mertens, Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates, 2016 IEEE Symposium on VLSI Technology, pp.1-2, 2016.

C. Dupre, 15nm-diameter 3D stacked nanowires with independent gates operation: ?FET, 2008 IEEE International Electron Devices Meeting, pp.1-4, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00392154

S. Barraud, Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain, 2016 IEEE International Electron Devices Meeting (IEDM), pp.17-23, 2016.
URL : https://hal.archives-ouvertes.fr/cea-01973383

T. Al-ameri and A. Asenov, Vertically stacked lateral Si80Ge20 nanowires transistors for 5 nm CMOS applications, 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, pp.101-104, 2017.

B. and C. Paz, Electrical characterization of vertically stacked p-FET SOI nanowires, Solid-State Electron, vol.141, pp.84-91, 2018.
URL : https://hal.archives-ouvertes.fr/cea-01974222

B. C. Paz, New method for individual electrical characterization of stacked SOI nanowire MOSFETs, IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, 2017.
URL : https://hal.archives-ouvertes.fr/cea-01974212

C. Dupré, Method for 3D electrical parameters dissociation and extraction in multichannel MOSFET (MCFET), Solid-State Electron, vol.53, issue.7, pp.746-752, 2009.

S. J. Park, D. Jeon, L. Montès, S. Barraud, G. Kim et al., Impact of channel width on back biasing effect in tri-gate MOSFET, Microelectron. Eng, vol.114, pp.91-97, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01947596

J. M. Hartmann, Mushroom-free selective epitaxial growth of Si, Solid-State Electron, vol.83, pp.10-17, 2013.

S. Cristoloveanu, S. Athanasiou, M. Bawedin, and P. Galy, Evidence of Supercoupling Effect in Ultrathin Silicon Layers Using a Four-Gate MOSFET, IEEE Electron Device Lett, vol.38, issue.2, pp.157-159, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02006384

R. Coquand, Strain-Induced Performance Enhancement of Trigate and Omega-Gate Nanowire FETs Scaled Down to 10-nm Width, IEEE Trans. Electron Devices, vol.60, issue.2, pp.727-732, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01017518

S. Barraud, Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm, IEEE Electron Device Lett, vol.33, issue.11, pp.1526-1528, 2012.

, Sentaurus Device User Guide, Version C-2009.06, Synopsys, 2009.

, Sentaurus Process User Guide, Version A-2007.12, Synopsys, 2007.

E. G. Marin, F. G. Ruiz, A. Godoy, I. M. Tienda-luna, C. Martinez-blanque et al., Impact of the Back-Gate Biasing on Trigate MOSFET Electron Mobility, IEEE Trans. Electron Devices, vol.62, issue.1, pp.224-227, 2015.

L. Pham-nguyen, C. Fenouillet-beranger, A. Vandooren, T. Skotnicki, G. Ghibaudo et al.,

. Cristoloveanu, Situ Comparison of Si/High-? and Si/ SiO2 Channel Properties in SOI MOSFETs, vol.30, pp.1075-1077, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00596074

K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, Improved split C-V method for effective mobility extraction in sub-0.1-µm Si MOSFETs, IEEE Electron Device Lett, vol.25, issue.8, pp.583-585, 2004.

G. Ghibaudo, New method for the extraction of MOSFET parameters, Electron. Lett, vol.24, issue.9, pp.543-545, 1988.
URL : https://hal.archives-ouvertes.fr/jpa-00227914

S. Takagi, A. Toriumi, M. Iwase, and H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration, IEEE Trans. Electron Devices, vol.41, issue.12, pp.2357-2362, 1994.

M. Koyama, Study of carrier transport in strained and unstrained SOI tri-gate and omega-gate silicon nanowire MOSFETs, Solid-State Electron, vol.84, pp.46-52, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01002176

J. P. Colinge, Quantum-wire effects in trigate SOI MOSFETs, Solid-State Electron, vol.51, issue.9, pp.1153-1160, 2007.

E. A. Gutiérrez and -. , Chapter 1-Physics of Silicon at Cryogenic Temperatures, Low Temperature Electronics, pp.1-103, 2001.