J. P. Colinge, M. H. Gao, A. Romano-rodriguez, H. Maes, and C. Claeys, Silicon-on-insulator 'gate-all-around device, Electron Devices Meeting, 1990. IEDM '90, pp.595-598, 1990.

R. Coquand, Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width, 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), pp.37-40, 2012.

K. J. Kuhn, Considerations for Ultimate CMOS Scaling, IEEE Trans. Electron Devices, vol.59, issue.7, pp.1813-1828, 2012.

R. Coquand, Strain-induced performance enhancement of tri-gate and omega-gate nanowire FETs scaled down to 10nm Width, 2012 Symposium on VLSI Technology (VLSIT), pp.13-14, 2012.

S. Barraud, Strained Silicon Directly on Insulator N-and P-FET nanowire transistors, 2014 15th International Conference on Ultimate Integration on Silicon, pp.65-68, 2014.

M. Saitoh, Short-channel performance and mobility analysis of <110>-and <100>-oriented tri-gate nanowire MOSFETs with raised source/drain extensions, 2010 Symposium on VLSI Technology, pp.169-170, 2010.

H. Mertens, Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates, 2016 IEEE Symposium on VLSI Technology, pp.1-2, 2016.

C. Dupre, 15nm-diameter 3D stacked nanowires with independent gates operation: ?FET, 2008 IEEE International Electron Devices Meeting, pp.1-4, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00392154

S. Barraud, Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain, 2016 IEEE International Electron Devices Meeting (IEDM), pp.17-23, 2016.
URL : https://hal.archives-ouvertes.fr/cea-01973383

G. Ghibaudo, New method for the extraction of MOSFET parameters, Electron. Lett, vol.24, issue.9, pp.543-545, 1988.
URL : https://hal.archives-ouvertes.fr/jpa-00227914

Y. Taur, A new 'shift and ratio' method for MOSFET channel-length extraction, IEEE Electron Device Lett, vol.13, issue.5, pp.267-269, 1992.

N. Collaert, A. Dixit, K. G. Anil, R. Rooyackers, A. Veloso et al., Shift and ratio method revisited: extraction of the fin width in multi-gate devices, Solid-State Electron, vol.49, issue.5, pp.763-768, 2005.

C. Leroux, Characterization and modeling of nanometric SiO2 dielectrics, Microelectron. Eng, vol.72, issue.1, pp.121-124, 2004.

C. Leroux, G. Ghibaudo, G. Reimbold, R. Clerc, and S. Mathieu, Oxide thickness extraction methods in the nanometer range for statistical measurements, Solid-State Electron, vol.46, issue.11, pp.1849-1854, 2002.

, Sentaurus Device User Guide, Version C-2009.06, Synopsys, 2009.

, Sentaurus Process User Guide, Version A-2007.12, Synopsys, 2007.

S. Takagi, A. Toriumi, M. Iwase, and H. Tango, On the universality of inversion layer mobility in Si MOSFET's: Part II-effects of surface orientation, IEEE Trans. Electron Devices, vol.41, issue.12, pp.2363-2368, 1994.

J. Pelloux-prayer, Study of the piezoresistive properties of NMOS and PMOS ?-gate SOI nanowire transistors: Scalability effects and high stress level, Electron Devices Meeting (IEDM), 2014.
URL : https://hal.archives-ouvertes.fr/hal-02138872

A. Ortiz-conde, F. J. Sánchez, J. J. Liou, A. Cerdeira, M. Estrada et al., A review of recent MOSFET threshold voltage extraction methods, Microelectron. Reliab, vol.42, issue.4-5, pp.583-596, 2002.

J. P. Colinge, FinFETs and Other Multi-Gate Transistors, 2008.

A. Ohata, M. Cassé, and S. Cristoloveanu, Front-and back-channel mobility in ultrathin SOIMOSFETs by front-gate split CV method, Solid-State Electron, vol.51, issue.2, pp.245-251, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00393599

J. Pelloux-prayer, Transport in TriGate nanowire FET: Cross-section effect at the nanometer scale, 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference, pp.1-2, 2016.
URL : https://hal.archives-ouvertes.fr/hal-02143469