S. Barraud, Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm, IEEE Electron Device Letters, vol.33, issue.11, pp.1526-1528, 2012.

C. Dupré, 15nm-diameter 3D stacked nanowires with independent gates operation: ?FET, IEEE International Electron Devices Meeting, 2008.

S. Barraud, Vertically stacked-NanoWires MOSFETs in a replacement metal gate process with inner spacer and SiGe source/drain, IEEE International Electron Devices Meeting, 2016.
URL : https://hal.archives-ouvertes.fr/cea-01973383

H. Mertens, Vertically stacked gate-all-around Si nanowire CMOS transistors with dual work function metal gates, IEEE International Electron Devices Meeting, 2016.

B. C. Paz, Performance and Transport Analysis of Vertically Stacked p-FET SOI Nanowires, Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, pp.79-82, 2017.
URL : https://hal.archives-ouvertes.fr/cea-01974216

C. Dupré, Method for 3D electrical parameters dissociation and extraction in multichannel MOSFET (MCFET), Solid-State Electronics, vol.53, issue.7, pp.746-752, 2009.

E. G. Marin, F. G. Ruiz, A. Godoy, I. M. Tienda-luna, C. Martinezblanque et al., Impact of the Back-Gate Biasing on Trigate MOSFET Electron Mobility, IEEE Transactions on Electron Devices, vol.62, issue.1, pp.224-227, 2015.

S. Cristoloveanu, S. Athanasiou, M. Bawedin, and P. Galy, Evidence of Supercoupling Effect in Ultrathin Silicon Layers Using a Four-Gate MOSFET, IEEE Electron Device Letters, vol.38, issue.2, pp.157-159, 2017.
URL : https://hal.archives-ouvertes.fr/hal-02006384

G. Ghibaudo, New method for the extraction of MOSFET parameters, Electronics Letters, vol.24, issue.9, pp.543-545, 1988.
URL : https://hal.archives-ouvertes.fr/jpa-00227914