New method for individual electrical characterization of stacked SOI nanowire MOSFETs

Abstract : A new systematic procedure to separate the electrical characteristics of advanced stacked nanowires (NWs) with emphasis on mobility extraction is presented. The proposed method is based on I-V measurements varying the back gate bias (VB) and consists of three basic main steps, accounting for VB influence on transport parameters. Lower mobility was obtained for the top GAA NW in comparison to bottom -NW. Temperature dependence of carrier mobility is also studied through the proposed method up to 150°C.
Type de document :
Communication dans un congrès
2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Oct 2017, Burlingame, United States. 〈10.1109/S3S.2017.8309237〉
Liste complète des métadonnées

https://hal-cea.archives-ouvertes.fr/cea-01974212
Contributeur : Sylvain Barraud <>
Soumis le : mardi 8 janvier 2019 - 16:23:45
Dernière modification le : lundi 25 février 2019 - 16:34:22

Fichier

8-Cardoso_S3S_2017.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Bruna Cardoso Paz, Mikaël Cassé, Sylvain Barraud, Gilles Reimbold, Maud Vinet, et al.. New method for individual electrical characterization of stacked SOI nanowire MOSFETs. 2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Oct 2017, Burlingame, United States. 〈10.1109/S3S.2017.8309237〉. 〈cea-01974212〉

Partager

Métriques

Consultations de la notice

16

Téléchargements de fichiers

11