HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs

Abstract : In this work, a predictive and physical compact model for NanoWire/NanoSheet (NW/NS) Gate-All-Around (GAA) MOSFET is presented. Based on a novel methodology for the calculation of the surface potential including quantum confinement, this model is able to handle arbitrary NW/NS cross-section shape of stacked-planar and vertical GAA MOSFETs (circular, square, rectangular). This Nanowire Surface Potential (NSP) based model, validated both by numerical simulations and experimental data, is demonstrated to be very accurate in all operation regimes of GAA MOSFETs.
Document type :
Conference papers
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download

Contributor : Sylvain Barraud Connect in order to contact the contributor
Submitted on : Tuesday, January 8, 2019 - 12:01:24 PM
Last modification on : Tuesday, May 11, 2021 - 11:36:12 AM
Long-term archiving on: : Tuesday, April 9, 2019 - 4:20:00 PM


Files produced by the author(s)




O. Rozeau, S. Martinie, T. Poiroux, F. Triozon, S. Barraud, et al.. NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs. 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States. ⟨10.1109/IEDM.2016.7838369⟩. ⟨cea-01973390⟩



Record views


Files downloads