NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs

O. Rozeau 1, * S. Martinie 1 T. Poiroux 1 F. Triozon 1 S. Barraud 1 J. Lacord 1 Y. Niquet 2 C. Tabone 1 R. Coquand 1 E. Augendre 1 M. Vinet 1 O. Faynot 1 J.-Ch Barbé 1
* Corresponding author
1 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
2 LSIM - Laboratory of Atomistic Simulation
MEM - Modélisation et Exploration des Matériaux : DRF/INAC/MEM
Abstract : In this work, a predictive and physical compact model for NanoWire/NanoSheet (NW/NS) Gate-All-Around (GAA) MOSFET is presented. Based on a novel methodology for the calculation of the surface potential including quantum confinement, this model is able to handle arbitrary NW/NS cross-section shape of stacked-planar and vertical GAA MOSFETs (circular, square, rectangular). This Nanowire Surface Potential (NSP) based model, validated both by numerical simulations and experimental data, is demonstrated to be very accurate in all operation regimes of GAA MOSFETs.
Document type :
Conference papers
Liste complète des métadonnées
https://hal-cea.archives-ouvertes.fr/cea-01973390
Contributor : Sylvain Barraud <>
Submitted on : Tuesday, January 8, 2019 - 12:01:24 PM
Last modification on : Thursday, April 4, 2019 - 5:08:04 PM
Document(s) archivé(s) le : Tuesday, April 9, 2019 - 4:20:00 PM

File

3-Rozeau-IEDM2016.pdf
Files produced by the author(s)

Identifiers

Collections

CEA | DSM-INAC | DRT | CEA-DRF | LETI | UGA | INAC-SP2M | IRIG | CEA-GRE

Citation

O. Rozeau, S. Martinie, T. Poiroux, F. Triozon, S. Barraud, et al.. NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs. 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States. 〈10.1109/IEDM.2016.7838369〉. 〈cea-01973390〉

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

44

Files downloads

29

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD