NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs - Archive ouverte HAL Access content directly
Conference Papers Year :

NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs

(1) , (1) , (1) , (1) , (1) , (1) , (2) , (1) , (1) , (1) , (1) , (1) , (1)
1
2

Abstract

In this work, a predictive and physical compact model for NanoWire/NanoSheet (NW/NS) Gate-All-Around (GAA) MOSFET is presented. Based on a novel methodology for the calculation of the surface potential including quantum confinement, this model is able to handle arbitrary NW/NS cross-section shape of stacked-planar and vertical GAA MOSFETs (circular, square, rectangular). This Nanowire Surface Potential (NSP) based model, validated both by numerical simulations and experimental data, is demonstrated to be very accurate in all operation regimes of GAA MOSFETs.
Fichier principal
Vignette du fichier
3-Rozeau-IEDM2016.pdf (2.25 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

cea-01973390 , version 1 (08-01-2019)

Identifiers

Cite

O. Rozeau, S. Martinie, T. Poiroux, F. Triozon, S. Barraud, et al.. NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs. 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States. ⟨10.1109/IEDM.2016.7838369⟩. ⟨cea-01973390⟩
76 View
261 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More