NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs

Abstract : In this work, a predictive and physical compact model for NanoWire/NanoSheet (NW/NS) Gate-All-Around (GAA) MOSFET is presented. Based on a novel methodology for the calculation of the surface potential including quantum confinement, this model is able to handle arbitrary NW/NS cross-section shape of stacked-planar and vertical GAA MOSFETs (circular, square, rectangular). This Nanowire Surface Potential (NSP) based model, validated both by numerical simulations and experimental data, is demonstrated to be very accurate in all operation regimes of GAA MOSFETs.
Type de document :
Communication dans un congrès
2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States. 〈10.1109/IEDM.2016.7838369〉
Liste complète des métadonnées

https://hal-cea.archives-ouvertes.fr/cea-01973390
Contributeur : Sylvain Barraud <>
Soumis le : mardi 8 janvier 2019 - 12:01:24
Dernière modification le : lundi 11 février 2019 - 17:08:01

Fichier

3-Rozeau-IEDM2016.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

O. Rozeau, S. Martinie, T. Poiroux, F. Triozon, S. Barraud, et al.. NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs. 2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States. 〈10.1109/IEDM.2016.7838369〉. 〈cea-01973390〉

Partager

Métriques

Consultations de la notice

35

Téléchargements de fichiers

6