O. Rozeau, S. Martinie, T. Poiroux, F. Triozon, S. Barraud, et al.. NSP: Physical compact model for stacked-planar and vertical Gate-All-Around MOSFETs.
2016 IEEE International Electron Devices Meeting (IEDM), Dec 2016, San Francisco, United States.
⟨10.1109/IEDM.2016.7838369⟩.
⟨cea-01973390⟩