Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection

Abstract : This paper presents new scan solutions with low latency overhead and on-line monitoring support. Shadow flip-flops with scan design are associated to system flip-flops in order to (a) provide concurrent delay fault detection and (b) avoid the scan chain insertion of system flip-flops. A mixed scan architecture is proposed which involves flip-flops with shadow scan design at the end of timing-critical paths and flip-flops with standard scan at non-critical locations. In order to preserve system controllability during test, system flip-flops with shadow scan can be set in scan mode and selectively reset before switching to capture mode. It is shown that shadow scan design with asynchronous set and reset may have a lower latency overhead than standard scan design. A shadow scan solution is proposed which, in addition to concurrent delay fault detection, provides simultaneous scan and capture capability.
Document type :
Conference papers
Complete list of metadatas

https://hal-cea.archives-ouvertes.fr/cea-01844714
Contributor : Léna Le Roy <>
Submitted on : Thursday, July 19, 2018 - 3:58:03 PM
Last modification on : Wednesday, January 23, 2019 - 2:39:33 PM

Identifiers

Collections

CEA | DRT | LIST

Citation

S. Sarrazin, S. Evain, L.A. de Barros Naviner, Y. Bonhomme, V. Gherman. Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection. 16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013, Mar 2013, Grenoble, France. pp.1077-1082, ⟨10.7873/DATE.2013.227⟩. ⟨cea-01844714⟩

Share

Metrics

Record views

53