Hierarchical synchronization between processes in a high-performance execution support of dataflow process networks on many-core architectures - Archive ouverte HAL Access content directly
Conference Papers Year : 2014

Hierarchical synchronization between processes in a high-performance execution support of dataflow process networks on many-core architectures

(1) , (1) , (1)
1

Abstract

When using vector clocks to synchronize processes in a computation, the problem of the vector clock dimension is well known and an acknowledged difficulty. In dataflow process networks, a compiler can rely on some process properties to create a hierarchical view of inter-process synchronization, achieving bounded vector clock dimension. In this paper, we present two approaches to reduce the vector clock dimensions, these approaches can be clearly combination between them. The first one is mainly based on run length encoding heuristic, the second one is achieved by means of 0/1 integer programming model with modeling into the graph partitioning problem.
Not file

Dates and versions

cea-01838145 , version 1 (13-07-2018)

Identifiers

Cite

D.P. Nguyen, T.H. Nguyen, P. Dubrulle. Hierarchical synchronization between processes in a high-performance execution support of dataflow process networks on many-core architectures. 2014 Eighth International Conference on Complex, Intelligent and Software Intensive Systems, Jul 2014, Birmingham, United Kingdom. pp.439-444, ⟨10.1109/CISIS.2014.62⟩. ⟨cea-01838145⟩

Collections

CEA DRT LIST DSCIN
22 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More