Evaluation and mitigation of aging effects on a digital on-chip voltage and temperature sensor

Abstract : Power efficiency is a tremendous challenge for high performance embedded systems under energy constraints. Fine grain Dynamic Voltage and Frequency Scaling approaches are usually implemented in order to meet these conflicting objectives. Moreover, these techniques can be improved if local and on-the-fly monitoring of the dynamic variations is performed. A low-cost onchip general purpose sensor associated with an appropriate data fusion technique has been recently developed in order to monitor local temperature and voltage conditions. However, reliability has become a major concern as the technology scales below 40nm. The aging variation is not anymore negligible and must be taken into account during the monitor design and operation. This paper revisits such a sensor under both BTI and HCI aging effects in 28nm STMicroelectronics technology. A simple recalibration method is also proposed to mitigate the aging effects on the VT estimation.
Document type :
Conference papers
Complete list of metadatas

https://hal-cea.archives-ouvertes.fr/cea-01838141
Contributor : Léna Le Roy <>
Submitted on : Friday, July 13, 2018 - 10:28:51 AM
Last modification on : Monday, February 25, 2019 - 4:34:21 PM

Identifiers

Collections

Citation

M. Altieri, S. Lesecq, D. Puschini, O. Heron, E. Beigne, et al.. Evaluation and mitigation of aging effects on a digital on-chip voltage and temperature sensor. 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), Sep 2015, Salvador, Brazil. pp.111-117, ⟨10.1109/PATMOS.2015.7347595⟩. ⟨cea-01838141⟩

Share

Metrics

Record views

133