Skip to Main content Skip to Navigation
Conference papers

Software acceleration of floating-point multiplication using runtime code generation - Student paper

Abstract : Floating-point units are seldom in highly constrained systems, due to silicon and energy footprint, but emulated instead in algorithms based on integer arithmetic. In this paper, we use runtime code generation to generate outperforming flexible and optimized floating-point routines. On a Texas Instrument MSP430 fitted with only 512 bytes of RAM, we achieved mean speedups of 1032 % and 52 %, with tuning features enabling peaks up to 2012 % and 64 %, respectively for floating-point multiplication and an applicative case. At the best of our knowledge, runtime code generation was never achieved with such few computing and memory resources.
Document type :
Conference papers
Complete list of metadatas

https://hal-cea.archives-ouvertes.fr/cea-01836862
Contributor : Léna Le Roy <>
Submitted on : Thursday, July 12, 2018 - 3:05:33 PM
Last modification on : Monday, February 10, 2020 - 6:14:16 PM

Identifiers

Collections

CEA | DRT | LIST

Citation

C. Aracil, Damien Couroussé. Software acceleration of floating-point multiplication using runtime code generation - Student paper. 2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC), Dec 2013, Istanbul, Turkey. pp.18-23, ⟨10.1109/ICEAC.2013.6737630⟩. ⟨cea-01836862⟩

Share

Metrics

Record views

97