Skip to Main content Skip to Navigation
Journal articles

Pattern based cache coherency architecture for embedded manycores

Abstract : Modern parallel programming frameworks like OpenMP often rely on shared memory concepts to harness the processing power of parallel systems. But for embedded devices, memory coherence protocols tend to account for a sizable portion of chip's power consumption. This is why any means to lower this impact is important. Our idea for this issue is to use the fact that most of usual workloads display a regular behavior with regards to their memory accesses to prefetch the relevant memory lines in locale caches of execution cores on a manycore system. Our contributions are, on one hand the specifications of a hardware IP for prefetching memory access patterns, and on another hand, a hybrid protocol which extends the classic MESI/baseline architecture to reduce the control and coherence related traffic by at least an order of magnitude. Evaluations are done on several benchmark programs and show the potential of this approach.
Document type :
Journal articles
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download
Contributor : Léna Le Roy Connect in order to contact the contributor
Submitted on : Friday, July 6, 2018 - 10:08:58 AM
Last modification on : Thursday, February 17, 2022 - 10:08:06 AM
Long-term archiving on: : Tuesday, October 2, 2018 - 4:04:56 AM


Marandolaet al, 2016.pdf
Publisher files allowed on an open archive


Distributed under a Creative Commons Attribution - NonCommercial - NoDerivatives 4.0 International License



J. Marandola, S. Louise, L. Cudennec. Pattern based cache coherency architecture for embedded manycores. Procedia Computer Science, Elsevier, 2016, 80, pp.1542-1553. ⟨10.1016/j.procs.2016.05.481⟩. ⟨cea-01831555⟩



Record views


Files downloads