Highly-parallel special-purpose multicore architecture for SystemC/TLM simulations - Archive ouverte HAL Access content directly
Conference Papers Year : 2014

Highly-parallel special-purpose multicore architecture for SystemC/TLM simulations

(1) , (1) , (1) , (2)
1
2

Abstract

The complexity of SystemC virtual prototyping is continuously increasing. Accelerating RTL/TLM SystemC simulations is essential to control future SoC development cost and time-to-market. In this paper, we present RAVES, a highly-parallel special-purpose multicore architecture that achieves simulation performance more efficiently by parallel execution of light-weight user-level threads on many small cores. We present a design study based on the virtual prototype of RAVES processors running a co-designed custom SystemC kernel. Our evaluation suggests that a 64-core RAVES processor can deliver up to 4.47× more simulation performance than a high-end x86 processor.
Not file

Dates and versions

cea-01817866 , version 1 (18-06-2018)

Identifiers

Cite

N. Ventroux, J. Peeters, T. Sassolas, J.C. Hoe. Highly-parallel special-purpose multicore architecture for SystemC/TLM simulations. 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), Jul 2014, Agios Konstantinos, Greece. pp.250-257, ⟨10.1109/SAMOS.2014.6893218⟩. ⟨cea-01817866⟩

Collections

CEA DRT LIST DSCIN
34 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More