K. Compton and S. Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys, vol.34, issue.2, pp.171-210, 2002.
DOI : 10.1145/508352.508353

R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, 2001.
DOI : 10.1109/DATE.2001.915091

J. Becker, M. Glesner, A. Alsolaim, and J. Starzyk, Fast Communication Mechanisms in Coarse-grained Dynamically Reconfigurable Array Architectures, Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENRE- GLE), 2000.

H. Singh, M. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh et al., MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications, IEEE Transactions on Computers, vol.49, issue.5, pp.465-481, 2000.
DOI : 10.1109/12.859540

T. Miyamori and K. Olukotun, REMARC (abstract), Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays , FPGA '98, 1998.
DOI : 10.1145/275107.275164

D. Cronquist, Architecture design of reconfigurable pipelined datapaths, Proceedings 20th Anniversary Conference on Advanced Research in VLSI, 1999.
DOI : 10.1109/ARVLSI.1999.756035

R. David, S. Pillement, and O. Sentieys, Low-Power Electronics Design, 2004.

G. Sassateli, L. Torres, P. Benoit, T. Gil, G. Cambon et al., Highly scalable dynamically reconfigurable systolic ring-architecture for DSP applications, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002.
DOI : 10.1109/DATE.2002.998355

J. Becker and M. Vorbach, Architecture, memory and interface technology integration of an industrial/ academic configurable system-on-chip (CSoC), IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings., 2003.
DOI : 10.1109/ISVLSI.2003.1183360

Y. Chou, P. Pillai, H. Schmit, and J. P. Shen, PipeRench implementation of the instruction path coprocessor, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture , MICRO 33, 2000.
DOI : 10.1145/360128.360144

B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269063

URL : http://date.eda-online.co.uk/proceedings/papers/2004/date04/pdffiles/09g_2.pdf

Z. Ye, P. Banerjee, S. Hauck, and A. Moshovos, CHIMAERA: A High-Performance Architecture with a Tightly-Coupled RFU, the 27th Annual International Symposium on Computer Architecture (ISCA), 2000.
DOI : 10.1109/isca.2000.854393

URL : http://www.cse.unsw.edu.au/~cs4211/papers/isca00-ye-chimaera.pdf

C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt et al., The NAPA adaptive processing architecture, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251), 1998.
DOI : 10.1109/FPGA.1998.707878

J. R. Hauser and J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186), 1997.
DOI : 10.1109/FPGA.1997.624600

URL : http://www.ecs.umass.edu/ece/tessier/courses/697c/GarpProcessor.pdf

D. Rizzo and O. Colavin, A video compression case study on a reconfigurable VLIW architecture, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, 2002.
DOI : 10.1109/DATE.2002.998353

URL : http://www.sigda.org/Archives/ProceedingArchives/Date/Date2002/papers/2002/date02/htmfiles/sun_sgi/../../pdffiles/06b_1.pdf

S. Chevobbe, N. Ventroux, F. Blanc, and T. Collette, RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems, 3rd International Workshop on Systems, Architectures, Modeling and Simulation (SAMOS), 2003.
DOI : 10.1007/978-3-540-27776-7_3

G. Aigner, A. Diwan, D. L. Heine, M. S. Lam, D. L. Moore et al., The Basic SUIF Programming Guide, 2000.

M. D. Smith and G. Holloway, An Introduction to Machine SUIF and its Portable Libraries for Analysis and Optimization, 2002.

I. E. Sutherland and . Micropipelines, Micropipelines, Communications of the ACM, vol.32, issue.6, pp.720-738, 1989.
DOI : 10.1145/63526.63532

URL : http://dl.acm.org/ft_gateway.cfm?id=63532&type=pdf

J. Gerlach and W. , System Level Design Using the SystemC Modeling Platform, the 3rd Workshop on System Design Automation (SDA), 2000.
DOI : 10.1007/978-1-4757-6666-0_2

S. Swan, An Introduction to System Level Modeling in SystemC 2.0, 2001.

T. Zahariadis and D. Kalivas, A Spiral Search Algorithm for Fast Estimation of Block Motion Vectors, the 8th European Signal Processing Conference (EU- SIPCO), 1996.