K. C. Akyel, H. Charles, J. Mottin, B. Giraud, G. Suraci et al., : Dynamically Reconfigurable Computing Circuit based on memory architecture, 2016 IEEE International Conference on Rebooting Computing (ICRC), pp.1-8, 2016.
DOI : 10.1109/ICRC.2016.7738698

M. Kooli, H. Charles, C. Touzet, B. Giraud, and J. Noel, Software platform dedicated for in-memory computing circuit evaluation, Proceedings of the 28th International Symposium on Rapid System Prototyping Shortening the Path from Specification to Prototype, RSP '17, 2017.
DOI : 10.1109/TIFS.2016.2576903

URL : https://hal.archives-ouvertes.fr/cea-01625320

M. Gokhale, B. Holmes, and K. Iobst, Processing in memory: the Terasys massively parallel PIM array, Computer, vol.28, issue.4, pp.23-31, 1995.
DOI : 10.1109/2.375174

S. H. Pugsley, J. Jestes, H. Zhang, R. Balasubramonian, V. Srinivasan et al., NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads, 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.190-200, 2014.
DOI : 10.1109/ISPASS.2014.6844483

S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, T. Endoh et al., MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues, 2009 Design, Automation & Test in Europe Conference & Exhibition, pp.433-435, 2009.
DOI : 10.1109/DATE.2009.5090704

S. Jeloka, N. B. Akesh, D. Sylvester, and D. Blaauw, A 28 nm configurable memory (TCAM/BCAM/SRAM) using push-rule 6T bit cell enabling logic-in-memory, IEEE Journal of Solid-State Circuits, vol.51, issue.4, pp.1009-1021, 2016.

Y. Zhang, L. Xu, K. Yang, Q. Dong, S. Jeloka et al., Recryptor: A reconfigurable in-memory cryptographic Cortex-M0 processor for IoT, 2017 Symposium on VLSI Circuits, pp.264-265, 2017.
DOI : 10.23919/VLSIC.2017.8008501

S. Aga, S. Jeloka, A. Subramaniyan, S. Narayanasamy, D. Blaauw et al., Compute Caches, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.481-492, 2017.
DOI : 10.1109/HPCA.2017.21

Y. Wang, L. Ni, C. Chang, and H. Yu, DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory, IEEE Transactions on Information Forensics and Security, vol.11, issue.11, pp.2426-2440, 2016.
DOI : 10.1109/TIFS.2016.2576903

S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu et al., Pinatubo, Proceedings of the 53rd Annual Design Automation Conference on, DAC '16, pp.2016-53, 2016.
DOI : 10.1145/1555754.1555759

F. Vahid and T. Givargis, Embedded system design: a unified hardware/software introduction, 2002.

I. C. Committee, Ieee standard microcomputer system bus, 1983.

L. Null and J. Lobur, The essentials of computer organization and architecture, 2014.