Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM Interfaces - Archive ouverte HAL Access content directly
Conference Papers Year :

Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM Interfaces

(1) , (2) , (1) , (1) , (1)
1
2

Abstract

—This paper presents the computing model for In-Memory Computing architecture based on SRAM memory that embeds computing abilities. This memory concept offers significant performance gains in terms of energy consumption and execution time. To handle the interaction between the memory and the CPU, new memory instruction codes were designed. These instructions are communicated by the CPU to the memory, using standard SRAM buses. This implementation allows (1) to embed In-Memory Computing capabilities on a system without Instruction Set Architecture (ISA) modification, and (2) to finely interlace CPU instructions and in-memory computing instructions.
Fichier principal
Vignette du fichier
main.pdf (1.25 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

cea-01757656 , version 1 (03-04-2018)

Identifiers

  • HAL Id : cea-01757656 , version 1

Cite

Maha Kooli, Henri-Pierre Charles, Clément Touzet, Bastien Giraud, Jean-Philippe Noel. Smart Instruction Codes for In-Memory Computing Architectures Compatible with Standard SRAM Interfaces. Design, Automation and Test in Europe, Mar 2018, Dresde, Germany. ⟨cea-01757656⟩

Relations

271 View
1238 Download

Share

Gmail Facebook Twitter LinkedIn More