Skip to Main content Skip to Navigation
Conference papers

Workload-dependent BTI analysis in a processor core at high level

Abstract : This work presents a software tool that enables joint architecture simulation and estimation of ageing-induced timing drifts at register-transfer level (RTL). The objective is to enable design exploration of processor microarchitecture under ageing constraint. The tool makes the bridge between user application, micro-architecture design, PVT corner and device-level degradation model. The environment will aid design engineers to apply early software and architecture optimizations at RTL for a better power consumption, performance and failure rate tradeoff. © 2015 IEEE.
Document type :
Conference papers
Complete list of metadata
Contributor : Bruno Savelli Connect in order to contact the contributor
Submitted on : Wednesday, February 28, 2018 - 4:31:44 PM
Last modification on : Thursday, February 17, 2022 - 10:08:04 AM



C.A Sandionigi, E.A Piriou, S.A Mbarek, V.B Huard, O. Heron. Workload-dependent BTI analysis in a processor core at high level. IEEE International Reliability Physics Symposium Proceedings, Apr 2015, Monterrey, United States. pp.CA61--CA66, ⟨10.1109/IRPS.2015.7112784⟩. ⟨cea-01719961⟩



Record views