Compute Caches, 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.481-492, 2017. ,
DOI : 10.1109/HPCA.2017.21
DRC 2: Dynamically Reconfigurable Computing Circuit based on memory architecture, IEEE International Conference on Rebooting Computing (ICRC), pp.1-8, 2016. ,
Processing in memory: the Terasys massively parallel PIM array, Computer, vol.28, issue.4, pp.23-31, 1995. ,
DOI : 10.1109/2.375174
Hybrid memory cube new DRAM architecture increases density and performance, 2012 Symposium on VLSI Technology (VLSIT), pp.87-88, 2012. ,
DOI : 10.1109/VLSIT.2012.6242474
A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory, IEEE Journal of Solid-State Circuits, vol.51, issue.4, pp.1009-1021, 2016. ,
A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS, IEEE Journal of Solid-State Circuits, vol.52, issue.6, pp.1628-1642, 2017. ,
DOI : 10.1109/JSSC.2017.2661838
Low-variation SRAM bitcells in 22nm FDSOI technology, 2017 Symposium on VLSI Technology, pp.222-223, 2017. ,
DOI : 10.23919/VLSIT.2017.7998179
Motion Detection Algorithm, International Journal of Computer Science & Applications (TIJCSA), vol.1, p.12, 2013. ,
Analysing and Supporting the Reliability Decision-making Process in Computing Systems with a Reliability Evaluation Framework. Theses, 2016. ,
URL : https://hal.archives-ouvertes.fr/tel-01489288
LLVM: A compilation framework for lifelong program analysis & transformation, International Symposium on Code Generation and Optimization, 2004. CGO 2004., p.75, 2004. ,
DOI : 10.1109/CGO.2004.1281665
DNA mapping using Processor-in-Memory architecture, 2016 IEEE International Conference on Bioinformatics and Biomedicine (BIBM), 2016. ,
DOI : 10.1109/BIBM.2016.7822732
URL : https://hal.archives-ouvertes.fr/hal-01399997
Pinatubo, Proceedings of the 53rd Annual Design Automation Conference on, DAC '16, pp.1-6, 2016. ,
DOI : 10.1145/1555754.1555759
MTJ-based nonvolatile logic-inmemory circuit, future prospects and issues, Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, pp.433-435, 2009. ,
A case for intelligent RAM, IEEE Micro, vol.17, issue.2, pp.34-44, 1997. ,
DOI : 10.1109/40.592312
NDC: Analyzing the impact of 3D- stacked memory + logic devices on MapReduce workloads, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp.190-200, 2014. ,
Applied cryptography: protocols, algorithms , and source code in C, 2007. ,
DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory, IEEE Transactions on Information Forensics and Security, vol.11, issue.11, pp.2426-2440, 2016. ,
DOI : 10.1109/TIFS.2016.2576903
A 3D-stacked logic-in-memory accelerator for application-specific data intensive computing, 2013 IEEE International 3D Systems Integration Conference (3DIC), pp.1-7, 2013. ,
DOI : 10.1109/3DIC.2013.6702348