S. K. Planjery, S. K. Chilappagari, B. Vasi´cvasi´c, D. Declercq, and L. Danjean, Iterative decoding beyond belief propagation, 2010 Information Theory and Applications Workshop (ITA), pp.1-10, 2010.
DOI : 10.1109/ITA.2010.5454076

URL : https://hal.archives-ouvertes.fr/hal-00520049

S. K. Planjery, D. Declercq, L. Danjean, and B. Vasic, Finite alphabet iterative decoders for LDPC codes surpassing floating-point iterative decoders, Electronics Letters, vol.47, issue.16, pp.919-921, 2011.
DOI : 10.1049/el.2011.1184

URL : https://hal.archives-ouvertes.fr/hal-00670723

J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier, and X. Hu, Reduced-Complexity Decoding of LDPC Codes, IEEE Transactions on Communications, vol.53, issue.8, pp.1288-1299, 2005.
DOI : 10.1109/TCOMM.2005.852852

V. Savin, Channel coding: Theory, algorithms, and applications, pp.211-260, 2014.

T. Nguyen-ly, L. Khoa, F. Ghaffariy, A. Amaricai, O. Boncalo et al., FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), 2015.
DOI : 10.1109/NEWCAS.2015.7182119

D. Oh and K. K. Parhi, Min-sum decoder architectures with reduced word length for LDPC codes, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, issue.1, pp.105-115, 2010.

V. A. Chandrasetty and S. M. Aziz, An area efficient LDPC decoder using a reduced complexity min-sum algorithm, Integration, the VLSI Journal, vol.45, issue.2, pp.141-148, 2012.
DOI : 10.1016/j.vlsi.2011.08.002

E. Abu-surra, T. Pisek, and S. Henige, Low-power dual quantization-domain decoding for LDPC codes, 2014 IEEE Global Communications Conference, pp.3151-3156, 2014.
DOI : 10.1109/GLOCOM.2014.7037290

Z. Mheich, T. Nguyen-ly, V. Savin, and D. Declercq, Code-aware quantizer design for finite-precision min-sum decoders, 2016 IEEE International Black Sea Conference on Communications and Networking (BlackSeaCom), 2016.
DOI : 10.1109/BlackSeaCom.2016.7901540

E. Boutillon and G. Masera, Channel coding: Theory, algorithms, and applications, ch. Hardware Design and Realization for Iteratively Decodable Codes, pp.583-642, 2014.

C. Wey, M. Shieh, and S. Lin, Algorithms of finding the first two minimum values and their hardware implementation, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.55, issue.11, pp.3430-3437, 2008.

T. Richardson and R. Urbanke, The capacity of low-density parity-check codes under message-passing decoding, IEEE Transactions on Information Theory, vol.47, issue.2, pp.599-618, 2001.
DOI : 10.1109/18.910577

Z. Wang and Z. Cui, A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.15, issue.4, pp.483-488, 2007.
DOI : 10.1109/TED.2007.895247