Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, 1963. ,
DOI : 10.1109/TIT.1962.1057683
Design of capacity-approaching irregular low-density parity-check codes, IEEE Transactions on Information Theory, vol.47, issue.2, pp.619-637, 2001. ,
DOI : 10.1109/18.910578
FPGA-based design and implementation of a multi-GBPS LDPC decoder, 22nd International Conference on Field Programmable Logic and Applications (FPL), pp.262-269, 2012. ,
DOI : 10.1109/FPL.2012.6339191
On quantization of low-density paritycheck coded channel measurements, proc. of IEEE Global Telecommunications Conference, pp.1649-1653, 2003. ,
Quantization for soft-output demodulators in bit-interleaved coded modulation systems, " in proc, IEEE ISIT, pp.1070-1074, 2009. ,
Optimal Output Quantization of Binary Input AWGN Channel for Belief-Propagation Decoding of LDPC Codes, 2012 IEEE Workshop on Signal Processing Systems, pp.282-287, 2012. ,
DOI : 10.1109/SiPS.2012.51
Min-Sum-based decoders running on noisy hardware, 2013 IEEE Global Communications Conference (GLOBECOM), pp.1879-1884, 2013. ,
DOI : 10.1109/GLOCOM.2013.6831348
Performance of LDPC Codes Under Faulty Iterative Decoding, IEEE Transactions on Information Theory, vol.57, issue.7, pp.4427-4444, 2011. ,
DOI : 10.1109/TIT.2011.2145870
Regular and irregular progressive edge-growth tanner graphs, IEEE Transactions on Information Theory, vol.51, issue.1, pp.386-398, 2005. ,
DOI : 10.1109/TIT.2004.839541
Error floors of LDPC codes, Proc. 41st Allerton Conf. on Comm., Control, and Computing, 2003. ,
GEN03-6: Investigation of Error Floors of Structured Low-Density Parity-Check Codes by Hardware Emulation, IEEE Globecom 2006, 2006. ,
DOI : 10.1109/GLOCOM.2006.160
Multi-Edge Type LDPC Codes, Tech. Rep, 2004. ,