Towards on-line estimation of BTI/HCI-induced frequency degradation - Archive ouverte HAL Access content directly
Conference Papers Year : 2017

Towards on-line estimation of BTI/HCI-induced frequency degradation

(1) , (1) , (1) , (2, 3)
1
2
3

Abstract

This work proposes a new bottom-up approach for on-line estimation of circuit performance loss due to BTI/HCI effects. Built on the top of device-level models, it takes into account all factors that impact global circuit aging, namely, process, topology, workload, voltage and temperature variations. The proposed model is fed by voltage and temperature monitors that on-line track dynamic variations. This allows an accurate assessment of the evolution of the circuit critical path delays during its operation. Its accuracy is evaluated here on two circuits implemented in 28nm FD-SOI technology.
Fichier principal
Vignette du fichier
IRPS_17f_v02.pdf (699.72 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

cea-01571643 , version 1 (03-08-2017)

Identifiers

Cite

Mauricio Altieri, Suzanne Lesecq, Edith Beigné, Olivier Héron. Towards on-line estimation of BTI/HCI-induced frequency degradation. IEEE International Reliability Physics Symposium, Apr 2017, Monterey, United States. ⟨10.1109/IRPS.2017.7936355⟩. ⟨cea-01571643⟩
74 View
245 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More