Precise EOT regrowth extraction enabling performance analysis of Low Temperature Extension First devices

Abstract : — 3D sequential integration requires top FETs processing with a low thermal budget (500°C). The analysis of the origin of the performance difference between Low Temperature (LT) MOSFET and high temperature standard process must take into account a potential EOT modification for short gate lengths. In this work, the difficulty of precise EOT extraction for scaled devices is observed by CV measurements and an alternative methodology using IV measurements is proposed. This methodology has been applied to an extension first integration, and the extraction accuracy is high enough to conclude to an EOT regrowth for the low temperature nFETs only. Thus, the origin of performance degradation between LT and HT, previously attributed to larger access resistance, highlights also a detrimental role of gate stack instability. The origin of this variation is attributed to oxygen ingress, through the thin extension first liner which should be suppressed by minor process optimizations.
Complete list of metadatas

Cited literature [4 references]  Display  Hide  Download

https://hal-cea.archives-ouvertes.fr/cea-01525266
Contributor : Jessy Micout <>
Submitted on : Friday, May 19, 2017 - 5:02:35 PM
Last modification on : Wednesday, April 3, 2019 - 2:08:06 AM

Files

ESSDERC2017_jm_final.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Jessy Micout, Quentin Rafhay, Xavier Garros, Mikael Cassé, Jean Coignus, et al.. Precise EOT regrowth extraction enabling performance analysis of Low Temperature Extension First devices. 2017 ESSDERC - 47th European Solid-State Device Research Conference, Sep 2017, Leuven, Belgium. pp.144-147, ⟨10.1109/ESSDERC.2017.8066612⟩. ⟨cea-01525266⟩

Share

Metrics

Record views

292

Files downloads

159