 |
Conference papers
DRC 2 : Dynamically Reconfigurable Computing Circuit based on Memory Architecture
Abstract : This paper presents a novel energy-efficient and Dynamically Reconfigurable Computing Circuit (DRC²) concept based on memory architecture for data-intensive (imaging, …) and secure (cryptography, …) applications. The proposed computing circuit is based on a 10-Transistor (10T) 3-Port SRAM bitcell array driven by a peripheral circuitry enabling all basic operations that can be traditionally performed by an ALU. As a result, logic and arithmetic operations can be entirely executed within the memory unit leading to a significant reduction in power consumption related to the data transfer between memories and computing units. Moreover, the proposed computing circuit can perform extremely-parallel operations enabling the processing of large volume of data. A test case based on image processing application and using the saturating increment function is analytically modeled to compare conventional and DRC²-based approaches. It is demonstrated that DRC²-based approach provides a reduction of clock cycle number of up to 2x. Finally, potential applications and must-be-considered changes at different design levels are discussed.
Cited literature [19 references]
https://hal-cea.archives-ouvertes.fr/cea-01376554
Contributor : Henri-Pierre Charles Connect in order to contact the contributor
Submitted on : Wednesday, October 5, 2016 - 10:37:40 AM
Last modification on : Sunday, June 20, 2021 - 9:50:01 AM
Long-term archiving on: : Friday, January 6, 2017 - 1:13:24 PM
Contributor : Henri-Pierre Charles Connect in order to contact the contributor
Submitted on : Wednesday, October 5, 2016 - 10:37:40 AM
Last modification on : Sunday, June 20, 2021 - 9:50:01 AM
Long-term archiving on: : Friday, January 6, 2017 - 1:13:24 PM
File
201600003035.pdf
Files produced by the author(s)