W. Huang, S. Ghosh, S. Velusamy, K. Sankaranarayanan, K. Skadron et al., HotSpot: a compact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration Systems, pp.501-513, 2006.
DOI : 10.1109/TVLSI.2006.876103

A. Sridhar, A. Vincenzi, M. Ruggiero, T. Brunschwiler, and D. Atienza, 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp.463-470, 2010.
DOI : 10.1109/ICCAD.2010.5653749

M. Monchiero, R. Canal, and A. González, Design space exploration for multicore architectures, Proceedings of the 20th annual international conference on Supercomputing , ICS '06, pp.177-186, 2006.
DOI : 10.1145/1183401.1183428

M. Sadri, M. Jung, C. Weis, N. Wehn, and L. Benini, Energy optimization in 3d mpsocs with wide-i/o dram using temperature variation aware bank-wise refresh, DATE, pp.1-4, 2014.

Y. Li, B. Lee, D. Brooks, Z. Hu, and K. Skadron, Impact of thermal constraints on multi-core architectures, Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronics Systems (ITHERM), pp.139-146, 2006.

T. Sassolas, C. Sandionigi, A. Guerre, A. Aminot, P. Vivet et al., Early design stage thermal evaluation and mitigation: The locomotiv architectural case, DATE, pp.1-2, 2014.

N. Ventroux, SESAM, Multicore Technology: Architecture, Reconfiguration, and Modeling, pp.61-104, 2013.
DOI : 10.1201/b15268-5

L. Benini, E. Flamand, D. Fuin, and D. Melpignano, P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.983-987, 2012.
DOI : 10.1109/DATE.2012.6176639

F. Thabet, Y. Lhuillier, C. Andriamisaina, J. Philippe, and R. David, An Efficient and Flexible Hardware Support for Accelerating Synchronization Operations on the STHORM Many-Core Architecture, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013, pp.531-534, 2013.
DOI : 10.7873/DATE.2013.119

L. Vincent, P. Maurine, S. Lesecq, and E. Beigne, Embedding statistical tests for on-chip dynamic voltage and temperature monitoring, Design Automation Conference (DAC), 2012 49th ACM, pp.994-999, 2012.
URL : https://hal.archives-ouvertes.fr/lirmm-00762020

T. Ducroux, G. Haugou, V. Risson, and P. Vivet, Fast and accurate power annotated simulation: Application to a many-core architecture, 2013 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.191-198, 2013.
DOI : 10.1109/PATMOS.2013.6662173