A simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures

Tanguy Sassolas, Chiara Sandionigi, Alexandre Guerre, Julien Mottin, Pascal Vivet, Hela Boussetta, Nicolas Peltier

To cite this version:
Tanguy Sassolas, Chiara Sandionigi, Alexandre Guerre, Julien Mottin, Pascal Vivet, et al.. A simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures. 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Jul 2015, Rome, Italy. 10.1109/ISLPED.2015.7273485. cea-01235183

HAL Id: cea-01235183
https://hal-cea.archives-ouvertes.fr/cea-01235183
Submitted on 28 Nov 2015

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A Simulation Framework for Rapid Prototyping and Evaluation of Thermal Mitigation Techniques in Many-Core Architectures

Tanguy Sassolas*, Chiara Sandionigi*, Alexandre Guerre*, Julien Mottin†,
Pascal Vivet†, Hela Boussetta‡, Nicolas Peltier ‡

* CEA, LIST, 91191 Gif-sur-Yvette CEDEX, FRANCE - Email: name.surname@cea.fr
† CEA, LETI, Minatec Campus, Grenoble, FRANCE - Email: name.surname@cea.fr
‡ DOCEA Power, 166 rue du Rocher de Lorzzerie 38430 Moirans, FRANCE - Email: name.surname@doceapower.com

Abstract—Modern SoCs are characterized by increasing power density and consequently increasing temperature, that directly impacts performances, reliability and cost of a device through its packaging. Thermal issues need to be predicted and mitigated as early as possible in the design flow, when the optimization opportunities are the highest. In this paper, we present an efficient framework for the design of dynamic thermal mitigation schemes based on a high-level SystemC virtual prototype tightly coupled with efficient power and thermal simulation tools. We demonstrate the benefit of our approach through silicon comparison with the SThorm 64-core architecture and provide simulation speed results making it a sound solution for the design of thermal mitigation early in the flow.

I. INTRODUCTION

Thanks to technology scaling, SoC designers have been able to pack more and more transistors into the same chip for the great benefit of the end user. Unfortunately, this scaling in size is not equally matched by a scaling in power consumption, resulting in an increase in junction temperature. Such increase has negative impacts on the system reliability through the acceleration of both mechanical (e.g., thermal cycling) and electro-chemical phenomena (e.g., electromigration and negative bias temperature instability). It can also impact system performances as the power budget must be distributed among the processing resources. This means that some resources must be kept powered down for others to work at their peak power consumption; this is referred to as dark silicon. Dynamically balancing the power consumption of processing resources is now a necessity. For many-core architectures, this is often managed by online scheduling techniques. To validate that a system can provide enough processing power while respecting its power and thermal budget, such scheduling techniques shall be developed as early as possible in the flow. Efficient thermal simulation frameworks that take into account the complete behavior of the system are required to enable the development of dynamic thermal management.

To be able to develop applications for architectures that are still under design, software designers usually rely on Virtual Prototypes (VPs). Accurate VPs are efficient to simulate an architecture’s behavior for small periods of times in the time scale of an application’s length. However, temperature phenomena timescale ranges from an order of magnitude of few milliseconds up to hours. Simulation time of accurate VPs would drastically soar if they were to be used for thermal evaluation. As a result, accurate VPs fail to encompass thermal issues. The challenge consists in realizing the thermal model and analysis of many-core architectures at high abstraction level and in evaluating dynamic thermal management techniques early in the design flow.

In this paper, we propose a framework based on a high-level VP executing real-case applications and tightly coupled with modeling and simulation tools for power and temperature. We study the simulation speed reached by this framework and characterize the accuracy of the thermal simulations with physical measures on a 64-core MPSoC architecture. Finally, we illustrate the benefit of our framework for the development of dynamic thermal mitigation schemes on this architecture.

II. RELATED WORK

A considerable amount of research has gone into developing thermal simulation tools. Here, the focus is on tools that allow the evaluation of dynamic thermal management techniques on many-core architectures early in the design flow.

Various multiphysics simulation tools, like FloTHERM (Mentor Graphics) and Icepak (ANSYS), have been proposed to realize fine-grain and accurate estimation of thermal effects. Such tools work at too low abstraction level and are characterized by long simulation times. The simulation speed is a requirement for the purposes of this paper to execute various thermal management techniques. Hence, higher abstraction levels are considered.

Two of the most popular architecture-level thermal simulators are HotSpot [1] and 3D-ICE [2]. These tools cannot be directly adopted for the evaluation of dynamic thermal management techniques unless adequate extensions are made (for example, to evaluate the thermal impact on power) and the tools are coupled with VPs. Various works have realized such extensions and coupling with other tools. An example of integration of HotSpot in a multi-core simulation environment is found in [3]. This work presents two main drawbacks. First, the estimation of the temperature is typically based on steady-state analysis, that approximates the thermal behavior by its steady-state temperature. It can easily be shown that the use of the steady-state temperature might lead to wrong assumptions about the thermal behavior of an application. The approach is not appropriate for the evaluation of dynamic techniques. The second drawback is related to the number of cores. In fact, most of the works in literature analyzes architectures with few cores and do not extend the analysis to many-core architectures. Hence, the capability of modeling architectures with several cores and the achieved simulation speed are not evaluated. An example of integration of 3D-ICE in a simulation environment is found in [4]. Also this work considers an architecture with few cores and does not extend the analysis to the many-core case.

Few works have looked at a large number of cores. The work presented in [5] is one of the firsts proposing a thermal
modeling approach for many-core architectures. Its aim is the optimization of various design variables (CPU count, pipeline depth, superscalar width, etc.) by taking into account thermal constraints. Steady-state power at the granularity of each core is used to estimate steady-state thermal effects. Again, the drawback of the work with respect to the purposes of this paper is that the approach can not be adopted for dynamic thermal management techniques.

The work closest to the one proposed in this paper has been presented in [6]. It realizes the power and thermal simulation of a multi-core architecture at functional level with the objective of developing thermal mitigation schemes. The main limit with respect to the work proposed in this paper is the lack of validation of the obtained results. Moreover, the focus is on the architecture’s model and no simulation flow is presented. Also when considering the modeling part, the selected architecture is composed of four cores and no evaluation is made about the effort necessary for the modeling of many-core architectures and the achieved simulation speed.

To conclude, with respect to the state of the art, the proposed work presents two main contributions: i) Early evaluation of dynamic thermal management techniques on many-core architectures and ii) validation of the proposed framework by comparing the results with the ones obtained on silicon.

III. SIMULATION FRAMEWORK

As illustrated in Figure 1, the simulation framework we propose relies on three tools: a thermal modeling tool, Thermal Profiler [7], that provides a Dynamic Compact Thermal Model (DCTM) of the system, a power and thermal simulation tool, Aceplorer [7], that provides a power model of the system dependent on its activity, and a functional simulation tool that provides application-dependent activity information to Aceplorer. There is a clear separation between the three aspects of the dynamic thermal behavior of a SoC: functional, power and thermal.

A. Thermal modeling

Thermal Profiler takes as input a geometric description of the complete physical system (die, package, board, environment) using rectangular cuboids of homogeneous materials. The thermal properties (density, 3-axes thermal conductivity and specific heat capacity) of the base material are known. For every power consumption source of the system, a 2D dissipation surface is assumed. As a result, the physical description of dissipating elements is a rectangular shape on a cuboid face. For instance, the power dissipation of a SoC is represented as a set of rectangular shapes, representing the IP floorplanning, on top of a cuboid of silicon. Thermal probes are described as punctual 3D coordinates anywhere in the system.

This physical description is automatically meshed by Thermal Profiler to obtain the thermal model of the system as a network of thermal resistances and capacitances. The more accurate the description is, the thinner the mesh and the more complex the resulting network. To be efficiently exploited in designing thermal mitigation schemes, the complexity of the thermal model must be kept as little as possible to improve the simulation speed. As a result, Thermal Profiler integrates a Model Order Reduction (MOR) technique that automatically processes the thermal network and produces a DCTM.

For a fast and efficient reduction, material homogenization techniques shall be used to abstract geometry details while preserving their impact on the system. Thermal Profiler offers a specific homogenization API to select cuboids and merge them altogether. Thanks to it, the user can homogenize details that are far away from observed components while keeping accuracy on close details.

B. Power and thermal simulation

Aceplorer is used both to model the power behavior of the system and to simulate its power and thermal behavior. A component power model is composed of one or more power states which form a Power State Machine (PSM). For every power state, the user provides an analytical model for both static and dynamic consumptions. The analytical model can be dependent on any functional aspect through programmable variables, should it be the DVFS operating point or the number of accesses to a memory. The power model of a system is a hierarchical set of component power models. A DCTM created with Thermal Profiler can be associated to a power model for thermal evaluation. The association consists in declaring which component dissipates on which dissipating area of the physical description. The power model can also take into account the impact of the temperature on the static or dynamic power consumption. As a result thermal runaway phenomena can be observed.

To study the power and thermal behavior of application cases, static scenarios can also be described in the tool. They consist in timed succession of power state changes and programmable variables values set up. To describe more dynamic behaviors, the state changes and the programmable variables can originate from a VP through a specific co-simulation link. The resulting power and temperature can also be sent back to the VP. To efficiently match power components to functional components, a python mapping script is used.

C. Functional simulation

For a timed functional SystemC model using Instruction Set Simulators (ISS), the usual simulation speeds are of the order of a few MIPS (Million Instruction Simulated per Second). For a single core architecture functioning at 1GHz, this means that it requires around 20 minutes to simulate a 1
second long scenario. When moving to multi-core platforms, this simulation speed is spread among the processors (at least the active ones). This leads to a drastic increase in functional simulation time, that can reach a few hours for one simulated second. Thus, functional SystemC models are too slow for thermal simulation whose timescale evolves between few milliseconds and several hours. For thermal simulation purposes, the accuracy of a VP needs to be traded for simulation speed so as not to impede the overall simulation length. As a result, the functional simulator used in the dynamic thermal mitigation framework is a very abstract one targeting simulation speed at the cost of accuracy. Despite the behavioral timing error introduced by the model on the resulting power consumption, the thermal simulation (which to some extent integrates the power consumption along with time) shall output a correct estimated thermal behavior. Note that our simulator is not meant to replace time-accurate prototypes for performance and validation but rather to complement them for fast thermal evaluation purposes.

The high-level SystemC simulator used in our framework is abstract. All the simulated application and runtime code are executed directly on the x86 host. Every processing element is modeled by an independent SystemC thread that integrates the applicative code. The application code is executed natively by the host, its duration is derived from host execution time. The x86 cycles are monitored during the execution using the Read Time Stamp Counter (RDTSC) instruction. The target processor cycles are extrapolated using a rule-of-thumb based on processor’s known Instructions Per Cycle (IPC). The model also takes into account the current DVFS mode in this calculation. All Hardware Abstraction Layer (HAL) functions must be implemented on top of the host operating system. As a result, they must not be monitored like the rest of the applicative code as they do not represent the simulated architecture’s behavior. Instead, for these HAL functions, durations are annotated statically with wait statements. To obtain these HAL durations, rough estimations can be used during first design phases but they are to be replaced by more accurate timings obtained from time-accurate prototypes such as [8], as was done in this study. Data accesses cannot be accurately taken into account at this level of description. Based on the estimated executed instructions and usual cache miss rates, the impact of distant memory accesses, whose average latency is known, can be modeled on average.

The implementation of this timing methodology is depicted in Figure 2. Every HAL function is annotated so that it calls a prolog Enter function and an epilogue Leave function. The Enter function is responsible for stopping the host cycle counting and to commit the elapsed time up to this point in the application through a SystemC wait statement. It is necessary to commit the time immediately as HAL functions can implement synchronization mechanisms. All applicative threads must be kept synchronized during HAL. The Leave function is responsible for resuming the host cycle counting. When multiple HAL function calls are nested, only the first HAL calls to Enter and Leave have an effect. An HAL call depth counter is kept per thread to implement this behavior.

The AceTLMConnect SystemC monitoring library [7] is used to monitor and send functional activity data to Aceplorer and retrieve thermal temperature. It enables the monitoring of the simulated processor in terms of instruction counts, data access rates, voltage and frequency variations as well as power state changes. Data access rates monitoring cannot be used with our abstract environment. Synchronization between the SystemC simulator and Aceplorer can occur at the end of every SystemC timed update phase. As application threads execution length can greatly vary between two HAL functions calls, and the SystemC kernel time evolves with the speed of the slowest thread, the instruction counts exchanged corresponds to the proportion of the execution that was performed by all threads. To avoid too frequent simulation synchronizations, and thus power and thermal simulation steps, a minimum simulated time between two synchronizations, *MIN_SYNCHRO_TIME*, can be set. Whenever co-simulation synchronizations occur, the state of all processing resources are exchanged, so the time before the next synchronization is reset. This *MIN_SYNCHRO_TIME* is ignored for power mode, frequency or voltage change to keep the power and thermal simulation as accurate as possible. Indeed, they have a strong impact on the power consumption of the processing element. The same applies to thermal sensor value read that forces a synchronization with Aceplorer to retrieve an up-to-date value.

IV. STHOR ARCHITECTURAL CASE

To highlight the benefit of our framework for the design and validation of thermal mitigation in many-core architectures, we used the 64-core SThorm architecture [9]. The architecture is a parallel processing accelerator composed of an STxp70 control processor, called Fabric Controller (FC), responsible for dispatching applications to 4 processing clusters sharing 256 KB of L2 memory. Every cluster is composed of an STxp70 controller, or Cluster Controller (CC), which dispatches tasks on 16 STxp70 processors connected to a 256KB local shared memory through a logarithmic interconnect. Efficient processor synchronizations per cluster are enabled through the use of an Hardware Synchronizer (HWS) [10]. This allows the processor to go to idle mode while waiting for barriers and to be woken up by interrupt. Each cluster has its own frequency island and supports DFS (Dynamic Frequency Scaling) between 1 and 430 MHz, therefore the clusters are connected through an Asynchronous Network-on-Chip (ANoC). In terms of thermal monitoring, the architecture embeds an absolute thermal sensor.
close to the FC and also contains 32 multi-probe sensors evenly spread on the architecture. These sensors consist of multiple ring-oscillators which can be used as relative thermal sensors [11]. In this section, we present how the SThorm architecture was modeled in our framework in terms of thermal, power and functional descriptions. Finally, we present the real application case and two thermal mitigations schemes that were developed thanks to our framework for the SThorm architecture.

A. Thermal model

To generate the thermal model of SThorm, a physical description of the board has been made. The components have been modeled by indicating the position on the board, the geometry and the main material. The package and die of SThorm have been described with a more detailed view. This difference of details in the description of the components allows to reduce the complexity of the thermal model (and consequently the simulation time) while keeping accuracy on the architecture under analysis.

The package of SThorm is composed of nine layers of different materials and it lays on a grid of balls. On top of the package, the die lays on a grid of bumps. Every ball and bump have been described and the homogenization technique has been applied to reduce the complexity of the thermal model, as shown in Figure 3. In the die, also the floorplan of the many-core architecture has been described. The floorplan includes the position of the thermal sensors, necessary to get the temperature at the real sensors’ position.

![Fig. 3. Impact of homogenization on the system’s physical description.](image)

B. Power model

For the power model of SThorm, three types of components have been considered: generic IP, memory and processor. Each type of component is characterized by the values of leakage and dynamic power consumption, obtained through power analysis with PrimeTime PX (Synopsys), as done in [12]. The values are provided for three frequencies (10, 100 and 500 MHz) and values for other frequencies are computed by linear interpolation. The impact of the temperature on both leakage and dynamic currents has been modeled as follows: 

\[ \text{leak} \cdot \exp(\beta \cdot (T - T_{\text{ref}})) \] for leakage and 

\[ 1 + \gamma_{\text{dyn}} \cdot (T - T_{\text{ref}}) \] for dynamic consumption. The \( \beta \) and \( \gamma_{\text{dyn}} \) coefficients were respectively obtained through exponential and linear regressions from the power characterization data obtained for different temperature corner cases.

A power model has been created for each type of component. It is composed of power states, specifying leakage and dynamic currents. The power model of a generic IP (which is any component of SThorm that is not a core or a memory) is the simplest model, since it has a single state. The memory model is composed of a state \( \text{idle} \) and states for read and write operations. The processor model is composed of a state \( \text{active} \), a state \( \text{stall} \) and three states for low-power modes. The state \( \text{active} \) takes into account the various instructions and their impact on power.

C. Functional model

Using our high-level virtual prototyping methodology, the SThorm functional model consists of 64 SystemC threads, one per processing STxP70. Every processor contains a processing monitor allowing for the monitoring of its state. The processors are structured in clusters with a DFS functionality and a frequency monitor for power and thermal co-simulation. The HARS runtime was ported on top of an x86 linux, and every HAL function was extended with \text{Enter} and \text{Leave} functions to allow the timing of the application. A SystemC wait on event was used to model efficiently the wake up on interrupt feature per processor. The FC sensor and multiprobes HAL port were implemented to return the temperature estimated by \text{Aceplorer} and obtained via the co-simulation link.

D. Application case and thermal mitigations

To demonstrate the benefit of our approach on a real application case, we ported and parallelized a Human Body Detection and Counting (HBDC) on a SThorm cluster. The application utilizes a mixture of gaussian to determine the background image of a video sequence. Using this background, the application detects moving objects and, using a lightweight classification, determines if the object is a human. The background acquisition phase is performed in parallel using the RTM parallelisation pattern, while the classification is sequential. Due to the architecture of SThorm, only one cluster is used for the application. The other clusters execute convolution products, which are representative of video pipeline pre-processing phases.

Two thermal mitigation schemes were developed for this architecture. The mitigation schemes were applied architecture-wise and not cluster-wise to observe significant changes in temperatures. The first one uses two frequency operating points: a low power frequency of 200 MHz and a nominal frequency of 400 MHz. The mitigation monitors the FC temperature sensor. If the temperature crosses up a high temperature threshold \( T_{\text{hi}} \) of 59°C, the low power frequency is used. If the temperature crosses down a low temperature threshold \( T_{\text{lo}} \) of 55°C, the nominal frequency is used. This method is a very basic reactive thermal mitigation scheme.

The second mitigation scheme uses the same monitoring and temperature thresholds but benefits from the wide frequency operating points of SThorm. The rationale is to use threshold crossing to lower or increase the used frequency point in a dichotomic fashion. The initial frequency is the nominal 400 MHz. If the FC temperature reaches \( T_{\text{hi}} \), then the frequency is lowered by 400 MHz/2, i.e. it is set to 200 MHz. With this lower frequency, it might reach \( T_{\text{lo}} \), then the frequency would be increased by 400 MHz/4, i.e. it is set to 300 MHz. When the dichotomic step frequency delta 400 MHz/2\(^n\) is too small, a 1 MHz delta is used instead.
This process goes on until the used frequency no longer hits any thresholds. This allows to reach the highest frequency that complies with the thermal boundaries. The temperature is expected to bounce between $T_{hi}$ and $T_{lo}$ while slowly converging towards a stable temperature. For both techniques the management was applied once every 100 frames.

In the next section, we study the benefit of our framework for the development of these thermal mitigations and in particular the simulation speed and accuracy of the estimated temperature.

V. RESULTS

A. Simulation speed

The simulation time is a key to enable an efficient development process for thermal mitigation schemes. In our framework, it is separated in two parts: the thermal simulation time and the functional simulation time.

The thermal simulation time is strongly impacted by the complexity of the DCTM used. Our detailed physical description leads to a thermal model of 4.8 million nodes, which is too complex to be simulated. Using the homogenization technique, the model requires 7 times less nodes, but it leads to a too high simulation time. Hence, both the homogenization and reduction techniques have been exploited. Table I reports the number of nodes of the explored thermal models. When considering a scenario where all the processing elements execute a convolution product during 3000 s, the simulation time per step is 140 ms and the total execution time is 82 s. This DCTM is used for all subsequent results.

<table>
<thead>
<tr>
<th>Thermal model</th>
<th>Thermal model nodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>No homogenisation / No reduction</td>
<td>4,883,130</td>
</tr>
<tr>
<td>Homogenisation / No reduction</td>
<td>664,446</td>
</tr>
<tr>
<td>Homogenisation &amp; Reduction (DCTM)</td>
<td>888</td>
</tr>
</tbody>
</table>

Also the functional simulation time can be a significant source of time waste. Table II shows the impact of the functional model on the overall simulation time. The results are shown for the execution of an HBDC application on the STThorm architecture without any mitigation for the processing of 1500 frames. The high-level model, when used without thermal co-simulation, is extremely fast and represents less than 10 seconds. However, when the thermal simulation is coupled with the functional simulator, the overall execution time reaches 13 minutes. This is due to a strong increase in the number of thermal simulation steps. In fact, to avoid loss of accuracy, one thermal simulation step is necessary whenever the power consumption state of a processor changes. This is highly dependent on the scenario and the complexity of the architecture. The more the processor switches of power state, the longer the simulation. The more processors there are in a given MPSoC architecture, the more likely these processors will switch state. For the HBDC application, we show that reducing the number of processors in STThorm clusters to 4 results in almost 8 times faster overall simulation duration per simulated second. We are currently working for introducing in our framework some constrained loss of accuracy in the power behavior to allow faster thermal simulation when scaling up the processing resources. However, the simulation durations we reached are acceptable for efficient development of dynamic thermal mitigation schemes.

<table>
<thead>
<tr>
<th>Test case</th>
<th>Simulation speed</th>
<th>Simulation duration</th>
</tr>
</thead>
<tbody>
<tr>
<td>STThorm 16-PE</td>
<td>N/A</td>
<td>39 sec 75, 235 s</td>
</tr>
<tr>
<td>clusters</td>
<td>without thermal</td>
<td>12 min 59, 28, 976 s</td>
</tr>
<tr>
<td></td>
<td>co-simulation</td>
<td></td>
</tr>
<tr>
<td></td>
<td>with thermal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>co-simulation</td>
<td></td>
</tr>
<tr>
<td>STThorm 4-PE</td>
<td>N/A</td>
<td>4 sec 39, 82 s</td>
</tr>
<tr>
<td>clusters</td>
<td>without thermal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>co-simulation</td>
<td></td>
</tr>
<tr>
<td></td>
<td>with thermal</td>
<td></td>
</tr>
<tr>
<td></td>
<td>co-simulation</td>
<td></td>
</tr>
</tbody>
</table>

B. Silicon qualification

To be able to rely on thermal simulation tools, the user needs to be confident on the accuracy of the obtained results. Consequently, we qualified the accuracy of our models by comparing the temperature obtained through simulation and through physical measures. We used the STThorm on-chip FC sensor located at the center of the die to obtain the reference temperature. This sensor has a tolerance of +/-5°C. Multi-probe sensors’ results, though relative and noisier, confirm the FC measures and are therefore not shown here. The ambient temperature was measured and the thermal simulation initial conditions were set accordingly. We plan to continue this qualification of the whole die surface through Infra-Red (IR) imaging.

Figure 4 shows the evolution of the STThorm FC temperature for a static activity scenario. All the processing elements execute loops of convolution product at 400 MHz. This is a peak power consumption scenario, which allows to study simultaneously the temperature range of STThorm and the transient evolution inherent to the packaging. When looking at a long scale view of this measure in log scale (Figure 4a), we show that the absolute temperature error is limited to 5°C, which is the same tolerance of the FC sensor. As a result in terms of amplitude, the thermal model is as accurate as our measure allows it to be. The main limitation is that the measured temperature may exceed the predicted one. Consequently, pessimistic assumptions could be used as needed. When looking at the transient behavior, best highlighted in linear scale (Figures 4b and 4c), we see that the DCTM modeling is accurate. Indeed, the transient behavior matches both a middle term thermal constant (with an order of magnitude of a few dozens of seconds) and a long term one (a few hundreds of seconds). The first time constant corresponds to the packaging heating time, the second one to the PCB heating time. The board heating time, with an order of magnitude of a few hours, can also be observed in Figure 4a. For this time constant, the thermal model reaches the steady state before the measures, but the order of magnitude of the phenomena is preserved. The approximations made during the modeling of the board itself and the measurement conditions did not allow more accurate results.

The silicon qualifications obtained with a static thermal ramp-up scenario provide a good confidence in the amplitude and transient behavior of our thermal model. We now study how this qualification allows the development of dynamic thermal mitigation schemes. In Figure 5, we present the
VI. CONCLUSION

In this paper, we presented an efficient framework for the design and validation of thermal mitigation schemes. In particular, this work focused on the specific issues of MPSoC architectures whose power behavior is highly dependent on the processors’ activity. The proposed framework allows fast thermal simulation of a many-core architecture executing a real case application in a few minutes. The thermal modeling homogenization and reduction techniques used to obtain such simulation speed did not lead to a loss of accuracy in the predicted thermal behavior. Silicon measures on the 64-core SThorm architecture confirmed the accuracy of our framework for both amplitude and time scale. We demonstrated the benefit in terms of both speed and accuracy by using the framework to develop two thermal mitigations for the SThorm architecture. In the future, we plan to further analyze the accuracy of the thermal model using IR imaging on the surface of the SThorm die. With such information, we expect to reduce the temperature sensor inherent error. We also plan to extend the framework deeper in the flow by benefiting from emulation technique to refine the application behavior when RTL models are available.

REFERENCES


