A simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures

Abstract : Modern SoCs are characterized by increasing power density and consequently increasing temperature, that directly impacts performances, reliability and cost of a device through its packaging. Thermal issues need to be predicted and mitigated as early as possible in the design flow, when the optimization opportunities are the highest. In this paper, we present an efficient framework for the design of dynamic thermal mitigation schemes based on a high-level SystemC virtual prototype tightly coupled with efficient power and thermal simulation tools. We demonstrate the benefit of our approach through silicon comparison with the SThorm 64-core architecture and provide simulation speed results making it a sound solution for the design of thermal mitigation early in the flow.
Document type :
Conference papers
Complete list of metadatas

Cited literature [11 references]  Display  Hide  Download

https://hal-cea.archives-ouvertes.fr/cea-01235183
Contributor : Julien Mottin <>
Submitted on : Saturday, November 28, 2015 - 9:42:00 PM
Last modification on : Monday, July 1, 2019 - 4:20:08 PM
Long-term archiving on : Saturday, April 29, 2017 - 1:11:47 AM

File

ISLPED15.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Tanguy Sassolas, Chiara Sandionigi, Alexandre Guerre, Julien Mottin, Pascal Vivet, et al.. A simulation framework for rapid prototyping and evaluation of thermal mitigation techniques in many-core architectures. 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), Jul 2015, Rome, Italy. ⟨10.1109/ISLPED.2015.7273485⟩. ⟨cea-01235183⟩

Share

Metrics

Record views

201

Files downloads

375