eISP: a Programmable Processing Architecture for Smart Phone Image Enhancement - Archive ouverte HAL Access content directly
Preprints, Working Papers, ... Year :

eISP: a Programmable Processing Architecture for Smart Phone Image Enhancement

(1) , (1) , (2) , (1) , (2)
1
2

Abstract

Today's smart phones, with their embedded high-resolution video sensors, require computing capacities that are too high to easily meet stringent silicon area and power consumption requirements (some one and a half square millimeters and half a watt) especially when programmable components are used. To develop such capacities, integrators still rely on dedicated low resolution video processing components, whose drawback is low flexibility. With this in mind, our paper presents eISP {--} a new, fully programmable Embedded Image Signal Processor architecture, now validated in {TSMC 65nm} technology to achieve a capacity of {16.8 GOPs} at {233 MHz}, for {1.5 mm$^2$} of silicon area and a power consumption of {250 mW}. Its resulting efficiency ({67 MOPs/mW}), has made eISP the leading programmable architecture for signal processing, especially for {HD 1080p} video processing on embedded devices such as smart phone.
Fichier principal
Vignette du fichier
MT_DASIP09.pdf (1.01 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

cea-00445710 , version 1 (11-01-2010)

Identifiers

  • HAL Id : cea-00445710 , version 1

Cite

Thevenin Mathieu, Letellier Laurent, Paindavoine Michel, Schmit Renaud, Heyrman Barthelemy. eISP: a Programmable Processing Architecture for Smart Phone Image Enhancement. 2009. ⟨cea-00445710⟩
190 View
309 Download

Share

Gmail Facebook Twitter LinkedIn More