Skip to Main content Skip to Navigation
Preprints, Working Papers, ...

eISP: a Programmable Processing Architecture for Smart Phone Image Enhancement

Abstract : Today's smart phones, with their embedded high-resolution video sensors, require computing capacities that are too high to easily meet stringent silicon area and power consumption requirements (some one and a half square millimeters and half a watt) especially when programmable components are used. To develop such capacities, integrators still rely on dedicated low resolution video processing components, whose drawback is low flexibility. With this in mind, our paper presents eISP {--} a new, fully programmable Embedded Image Signal Processor architecture, now validated in {TSMC 65nm} technology to achieve a capacity of {16.8 GOPs} at {233 MHz}, for {1.5 mm$^2$} of silicon area and a power consumption of {250 mW}. Its resulting efficiency ({67 MOPs/mW}), has made eISP the leading programmable architecture for signal processing, especially for {HD 1080p} video processing on embedded devices such as smart phone.
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://hal-cea.archives-ouvertes.fr/cea-00445710
Contributor : Mathieu Thevenin <>
Submitted on : Monday, January 11, 2010 - 10:49:01 AM
Last modification on : Friday, July 17, 2020 - 2:54:04 PM
Long-term archiving on: : Friday, June 18, 2010 - 12:39:32 AM

File

MT_DASIP09.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : cea-00445710, version 1

Citation

Thevenin Mathieu, Letellier Laurent, Paindavoine Michel, Schmit Renaud, Heyrman Barthelemy. eISP: a Programmable Processing Architecture for Smart Phone Image Enhancement. 2009. ⟨cea-00445710⟩

Share

Metrics

Record views

450

Files downloads

413