Parasitic coupling in 3D equential integration: the example of a two-layer 3D pixel - Archive ouverte HAL Access content directly
Journal Articles Technologies Year : 2022

Parasitic coupling in 3D equential integration: the example of a two-layer 3D pixel

(1, 2) , (2) , (2) , (2) , (1)
1
2

Abstract

In this paper, we present a thorough analysis of parasitic coupling effects between different electrodes for a 3D Sequential Integration circuit example comprising stacked devices. More specifically, this study is performed for a BackSide Illuminated, 4T-APS, 3D Sequential Integration pixel with both its photodiode and Transfer Gate at the bottom tier and the other parts of the circuit on the top tier. The effects of voltage bias and 3D inter-tier contacts are studied by using TCAD simulations. Coupling-induced electrical parameter variations are compared against variations due to temperature change, revealing that these two effects can cause similar levels of readout error for the top-tier readout circuit. On the bright side, we also demonstrate that in the case of a rolling shutter pixel readout, the coupling effect becomes nearly negligible. Therefore, we estimate that the presence of an inter-tier ground plane, normally used for electrical isolation, is not strictly mandatory for Monolithic 3D pixels.
Fichier principal
Vignette du fichier
Parasitic_Coupling_in_3D_Sequential_Integration_Th.pdf (3.19 Mo) Télécharger le fichier
Origin : Publisher files allowed on an open archive

Dates and versions

hal-03876789 , version 1 (28-11-2022)

Licence

Attribution - CC BY 4.0

Identifiers

Cite

Petros Sideris, Arnaud Peizerat, Perrine Batude, Gilles Sicard, Christoforos Theodorou. Parasitic coupling in 3D equential integration: the example of a two-layer 3D pixel. Technologies , 2022, 10 (2), pp.38. ⟨10.3390/technologies10020038⟩. ⟨hal-03876789⟩
0 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More